TPD2EUSB30_1012 Datasheet, PDF (2/16 Pages) Texas Instruments – 2, 4-CHANNEL PROTECTION SOLUTION FOR SUPER-SPEED (6 GBPS) USB 3.0 INTERFACE

TPD2EUSB30, TPD2EUSB30A, TPD4EUSB30
SLVSAC2A – AUGUST 2010 – REVISED DECEMBER 2010
www.ti.com
T_A
–40°C to 85°C
SOT – DRT
SOT – DRT
SON – DQA
ORDERING INFORMATION
PACKAGE^{(1) (2)}
ORDERABLE PART NUMBER
Tape and reel
TPD2EUSB30DRTR
Tape and reel
TPD2EUSB30ADRTR
Tape and reel
TPD4EUSB30DQAR
TOP-SIDE MARKING
5PX
5SX
66R
(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
CIRCUIT DIAGRAMS
TPD4EUSB30 Circuit
D2+
D1+
D1-
D2-
GND
TPD2EUSB30/A Circuit
D–
D+
NAME
Dx+,
Dx–
GND
N.C.
GND
TERMINAL
DRT
PIN NO.
DQA PIN NO.
1,
1,2,
2
4, 5
3
3, 8
6, 7,
9, 10
TERMINAL FUNCTIONS
TYPE DESCRIPTION
ESD port
GND
High-speed ESD clamp, provides ESD protection to the high-speed differential
data lines
Ground
Not normally connected
2
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): TPD2EUSB30, TPD2EUSB30A, TPD4EUSB30