English
Language : 

THS9000 Datasheet, PDF (2/18 Pages) Texas Instruments – 50 MHz to 400 MHz CASCADEABLE AMPLIFIER
THS9000
SLOS425B – DECEMBER 2003 – REVISED APRIL 2006
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
PACKAGED DEVICE(1)
THS9000DRDT
THS9000DRDR
THS9000DRWT
THS9000DRWR
AVAILABLE OPTIONS
PACKAGE TYPE
2 x 2 QFN(2)
TRANSPORT MEDIA, QUANTITY
Tape and Reel, 250
Tape and Reel, 3000
Tape and Reel, 250
Tape and Reel, 3000
(1) For the most current package and ordering information, see the Package Option Addendum at the end
of this document, or see the TI Web site at www.ti.com.
(2) The PowerPAD is electrically isolated from all other pins.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature (unless otherwise noted)(1)
Supply voltage, GND to VS
Input voltage
Continuous power dissipation
Maximum junction temperature, TJ
Maximum junction temperature, continuous operation, long term reliability, TJ(2)
Storage temperature, Tstg
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds
HBM
ESD Ratings:
CDM
MM
UNIT
5.5 V
GND to VS
See Dissipation Ratings Table
150°C
125°C
-65°C to 150°C
300°C
2000
1500
100
(1) The absolute maximum ratings under any condition is limited by the constraints of the silicon process. Stresses above these ratings may
cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are
stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
(2) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may
result in reduced reliability and/or lifetime of the device.
DISSIPATION RATING TABLE
PACKAGE
DRD (2) (3)
DRW (2) (3)
ΘJA
(°C/W)
91
91
TA ≤ 25°C
1.1 W
1.1 W
POWER RATING(1)
TA = 85°C
440 mW
440 mW
(1) Power rating is determined with a junction temperature of 125°C. Thermal management of the final PCB should strive to keep the
junction temperature at or below 125°C for best performance.
(2) This data was taken using the JEDEC standard High-K test PCB.
(3) The THS9000 incorporates a PowerPAD™ on the underside of the chip. This acts as a heatsink and must be connected to a thermally
dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature, which could
permanently damage the device. See TI Technical Brief SLMA002 for more information about utilizing the PowerPAD™
thermally-enhanced package
RECOMMENDED OPERATING CONDITIONS
Supply voltage
Operating free-air temperature, TA
Supply current
MIN NOM MAX UNIT
2.7
5V
-40
85 °C
100
mA
2
Submit Documentation Feedback