English
Language : 

TAS5614A Datasheet, PDF (2/26 Pages) Texas Instruments – 150W STEREO / 300W MONO PurePath™ HD DIGITAL-INPUT POWER STAGE
TAS5614A
SLAS712 – JUNE 2010
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
DEVICE INFORMATION
Terminal Assignment
Both package types contains a heat slug that is located on the top side of the device for convenient thermal
coupling to the heat sink.
PHD PACKAGE
(TOP VIEW)
DKD PACKAGE
(TOP VIEW)
PSU_REF
1
VDD
2
OC_ADJ
3
RESET
4
OC_ADJ
1
RESET
2
C_STARTUP
3
48
47
GND_A
GND_B
C_STARTUP
5
46
GND_B
INPUT_A
6
INPUT_A
4
45
OUT_B
INPUT_B
7
INPUT_B
5
VI_CM
6
GND
7
44
OUT_B
43
PVDD_B
42
PVDD_B
VI_CM
8
GND
9
AGND
8
41
BST_B
AGND
10
VREG
9
INPUT_C
10
INPUT_D
11
40
BST_C
39
PVDD_C
38
PVDD_C
VREG
11
INPUT_C
12
TEST
12
37
OUT_C
INPUT_D
13
NC
13
NC
14
SD
15
36
OUT_C
35
GND_C
64-pins QFP package
34
GND_C
TEST
14
NC
15
OTW1
16
33
GND_D
NC
16
SD
17
OTW
18
READY
19
M1
20
M2
21
M3
22
PIN ONE LOCATION PHD PACKAGE
44 pins PACKAGE
(TOP VIEW)
44
GVDD_AB
43
BST_A
42
PVDD_A
41
PVDD_A
40
OUT_A
39
OUT_A
38
GND_A
37
GND_B
36
OUT_B
35
PVDD_B
34
BST_B
33
BST_C
32
PVDD_C
31
OUT_C
30
GND_C
29
GND_D
28
OUT_D
27
OUT_D
26
PVDD_D
25
PVDD_D
24
BST_D
23
GVDD_CD
Electrical Pin 1
Pin 1 Marker
White Dot
2
Submit Documentation Feedback
Product Folder Link(s): TAS5614A
Copyright © 2010, Texas Instruments Incorporated