SN74LVC1G04_07 Datasheet, PDF (2/19 Pages) Texas Instruments – SINGLE INVERTER GATE

SN74LVC1G04
SINGLE INVERTER GATE
SCES214U – APRIL 1999 – REVISED FEBRUARY 2007
www.ti.com
ORDERING INFORMATION
T_A
PACKAGE ⁽¹⁾
NanoFree™ – WCSP (DSBGA)
0.23-mm Large Bump – YZP
(Pb-free)
ORDERABLE PART NUMBER
SN74LVC1G04YZPR
NanoFree™ – WCSP (DSBGA)
0.23-mm Large Bump – YZV
(Pb-free)
SN74LVC1G04YZVR
–40°C to 85°C ^{SON – DRY}
SN74LVC1G04DRYR
Reel of 5000
SN74LVC1G04DRYRG4
SOT (SOT-23) – DBV
Reel of 3000 SN74LVC1G04DBVR
Reel of 250 SN74LVC1G04DBVT
SOT (SC-70) – DCK
Reel of 3000 SN74LVC1G04DCKR
Reel of 250 SN74LVC1G04DCKT
SOT (SOT-553) – DRL
Reel of 4000 SN74LVC1G04DRLR
TOP-SIDE MARKING⁽²⁾
_ _ _ CC_
_ _ _ CC_
CC_
C04_
CC_
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
(2) DBV/DCK/DRL/DRY: The actual top-side marking has one additional character that designates the assembly/test site.
YZP/YZV: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).
FUNCTION TABLE
INPUT
A
H
L
OUTPUT
Y
L
H
LOGIC DIAGRAM (POSITIVE LOGIC)
(DBV, DCK, DRL, DRY, AND YZP PACKAGE)
2
A
4
Y
LOGIC DIAGRAM (POSITIVE LOGIC)
(YZV PACKAGE)
1
A
3
Y
2
Submit Documentation Feedback