LMC7211AIM5X Datasheet, PDF (2/22 Pages) Texas Instruments – LMC7211 Tiny CMOS Comparator with Rail-to-Rail Input and Push-Pull Output

LMC7211-N
SNOS746F – MAY 2004 – REVISED JANUARY 2013
www.ti.com
Absolute Maximum Ratings ⁽¹⁾
ESD Tolerance ⁽²⁾
Differential Input Voltage
Voltage at Input/Output Pin
Supply Voltage (V⁺–V^−)
Current at Input Pin ⁽³⁾
Current at Output Pin^{(4) (5)}
Current at Power Supply Pin
Lead Temperature
(soldering, 10 sec)
Storage Temperature Range
Junction Temperature⁽⁶⁾
2 kV
(V_CC) +0.3V to (−V_CC)−0.3V
(V_CC) + 0.3V to (−V_CC)−0.3V
16V
±5 mA
±30 mA
40 mA
260°C
−65°C to +150°C
150°C
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test
conditions, see the Electrical Characteristics.
(2) Human body model, 1.5 kΩ in series with 100 pF.
(3) Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage rating.
(4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in
exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely
affect reliability.
(5) Do not short circuit output to V+, when V+ is greater than 12V or reliability will be adversely affected.
(6) The maximum power dissipation is a function of T_J(max), θ_JA, and T_A. The maximum allowable power dissipation at any ambient
temperature is P_D = (T_J(max) − T_A)/θ_JA.All numbers apply for packages soldered directly into a PC board.
Operating Ratings ⁽¹⁾
Supply Voltage
Junction Temperature Range
LMC7211AI, LMC7211BI
Thermal Resistance (θ_JA)
SO-8 Package,
M05A Package,
8-Pin Surface Mount
5-Pin Surface Mount
2.7 ≤ V_CC ≤ 15V
−40°C ≤ T_J ≤ +85°C
180°C/W
325°C/W
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test
conditions, see the Electrical Characteristics.
2.7V Electrical Characteristics
Unless otherwise specified, all limits guaranteed for T_J = 25°C, V⁺ = 2.7V, V^− = 0V, V_CM = V_O = V+/2. Boldface limits apply at
the temperature extremes.
Symbol
Parameter
Conditions
Typ ⁽¹⁾
LMC7211AI
Limit ⁽²⁾
LMC7211BI
Limit ⁽²⁾
Units
V_OS
Input Offset Voltage
3
5
15
mV
8
18
max
TCV_OS
Input Offset Voltage
1.0
Temperature Drift
Input Offset Voltage Average See ⁽³⁾
3.3
Drift
μV/°C
μV/Month
I_B
Input Current
0.04
pA
I_OS
Input Offset Current
0.02
pA
CMRR
Common Mode Rejection
0V ≤ V_CM ≤ 2.7V
75
dB
Ratio
PSRR
Power Supply Rejection Ratio
2.7V ≤ V⁺ ≤ 15V
80
dB
A_V
Voltage Gain
100
dB
(1) Typical values represent the most likely parametric norm.
(2) All limits are guaranteed by testing or statistical analysis.
(3) Input offset voltage average drift is calculated by dividing the accelerated operating life V_OS drift by the equivalent operational time. This
represents worst case input conditions and includes the first 30 days of drift.
2
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LMC7211-N