DP83620 Datasheet, PDF (19/105 Pages) Texas Instruments – DP83620 Industrial Temperature Single Port 10/100 Mbps Ethernet Physical Layer Transceiver with Fiber Support (FX)

DP83620
www.ti.com
SNLS339C – JANUARY 2011 – REVISED APRIL 2013
4.12 AC Specifications — 100BASE-TX Transmit Timing (t_R/F & Jitter)
Parameter
Description
T2.8.1
100 Mb/s PMD Output Pair t_R and t_F(1)
100 Mb/s t_R and t_F Mismatch⁽²⁾
T2.8.2
100 Mb/s PMD Output Pair Transmit Jitter
Notes
Min
Typ
3
4
(1) Rise and fall times taken at 10% and 90% of the +1 or -1 amplitude
(2) Normal Mismatch is the difference between the maximum and minimum of all rise and fall times
Max
Units
5
ns
500
ps
1.4
ns
T2.8.1
+1 rise
90%
PMD Output Pair
T2.8.2
10%
+1 fall
T2.8.1
10%
90%
-1 fall
T2.8.1
-1 rise
T2.8.1
PMD Output Pair
eye pattern
T2.8.2
4.13 AC Specifications — 100BASE-TX and 100BASE-FX MII Receive Packet Latency
Timing
Parameter
Description
T2.9.1
Carrier Sense ON Delay⁽¹⁾
T2.9.2
Receive Data Latency⁽²⁾⁽³⁾
Notes
100BASE-TX mode
100BASE-FX mode
100BASE-TX mode
100BASE-FX mode
Min
Typ
Max
Units
20
bits
10
24
bits
14
(1) Carrier Sense On Delay is determined by measuring the time from the first bit of the “J” code group to the assertion of Carrier Sense.
(2) 1 bit time = 10 ns in 100 Mb/s mode.
(3) Enabling PHY Status Frames will introduce variability in Receive Data Latency due to insertion of PHY Status Frames into the receive
datapath.
PMD Input Pair
IDLE
T2.9.1
CRS/CRS_DV
RXD[3:0]
RX_DV
RX_ER
(J/K)
Data
T2.9.2
Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DP83620
Electrical Specifications
19