VCA2615 Datasheet, PDF (17/29 Pages) Texas Instruments – Dual, Low-Noise Variable-Gain Amplifier with Preamp

VCA2615
www.ti.com
The ability to change the gain electronically offers
additional flexibility for optimizing the gain in order to
achieve either maximum signal-handling capability or
maximum sensitivity. Table 3 lists the input and output
signal-handling capability of the LNP.
Table 4 shows the voltage noise of the LNP for different
gain settings.
Table 3. Signal Handling Capability of LNP
GAIN
(dB)
22
18
12
3
G1, G2
11
10
01
00
MAX INPUT
(VPP Single-Ended)
0.23
0.39
0.78
2.3
MAX OUTPUT
(VPP Differential)
3.5
3.5
3.5
3.0
Table 4. LNP Gain vs Voltage Noise
LNP GAIN (dB)
22
18
12
3
VOLTAGE NOISE
(nV/√Hz) at 5MHz
0.8
1.1
1.9
4.9
The current noise for the LNP is 1pA/√Hz for all gain
settings. The input capacitance of the LNP is 45pF.
The LNP output drives a buffer and a multiplexer (MUX)
along with a feedback network that can be used to program
the input impedance. Figure 56 shows a block diagram of
how these circuits are connected together. The output of
the LNP feeds a buffer to avoid the loading effect of the
feedback resistors and to achieve a more robust capability
for driving external circuits.
Feedback
Resistors
LNP OUT
Buffer
IN
LNP
MUX
VGA
OUT
VGA IN
Figure 56. Block Diagram of LNP/VGA Interface
See Figure 57,which shows the response time of the LNP
gain changing from minimum to maximum.
SBOS316C − JULY 2005 − REVISED SEPTEMBER 2005
LNP Gain
11
00
(10V/div)
LNP
Output
(500mV/div)
Time (200ns/div)
Figure 57. LNP Gain Change Response
The LNP also feeds a MUX, which accepts the LNP signal
or can receive an external signal. When applying an
external signal to the MUX (VCA_IN), the signal should be
biased to a common-mode voltage in the range of 1.85V
to 3.15V. This biasing could be accomplished by using the
2.5V level of the V_CM pin (19) of the VCA2615.
To MUX
IN
(VGA_IN)
V_CM
Figure 58. Recommended Circuit for Coupling an
External Signal into the MUX
INPUT IMPEDANCE
Figure 59 shows a simplified schematic of the resistor
feedback network along with Table 5 that relates the FB1,
FB2, FB3 and FB4 code to the selected value. When the
selection bits leave the feedback network in the open
position, the input resistance of the LNP will become
100kΩ.
1500Ω ^(FB1)
1000Ω ^(FB2)
500Ω ^(FB3)
250Ω ^(FB4)
IN
LNP
Buffer
O UT
Figure 59. Feedback Resistor Network
17