English
Language : 

LMV931-N-Q1 Datasheet, PDF (17/40 Pages) Texas Instruments – LMV93x-N/-N-Q1 Single, Dual, Quad 1.8-V, RRIO Operational Amplifiers
www.ti.com
LMV931-N, LMV931-N-Q1
LMV932-N, LMV932-N-Q1, LMV934-N, LMV934-N-Q1
SNOS993O – NOVEMBER 2001 – REVISED DECEMBER 2014
Device Functional Modes (continued)
This VOS crossover point can create problems for both DC− and AC-coupled signals if proper care is not taken.
Large input signals that include the VOS crossover point will cause distortion in the output signal. One way to
avoid such distortion is to keep the signal away from the crossover. For example, in a unity gain buffer
configuration with VS = 5 V, a 5-V peak-to-peak signal will contain input-crossover distortion while a 3-V peak-to-
peak signal centered at 1.5 V will not contain input-crossover distortion as it avoids the crossover point. Another
way to avoid large signal distortion is to use a gain of −1 circuit which avoids any voltage excursions at the input
terminals of the amplifier. In that circuit, the common-mode DC voltage can be set at a level away from the VOS
cross-over point. For small signals, this transition in VOS shows up as a VCM dependent spurious signal in series
with the input signal and can effectively degrade small signal parameters such as gain and common-mode
rejection ratio. To resolve this problem, the small signal should be placed such that it avoids the VOS crossover
point. In addition to the rail-to-rail performance, the output stage can provide enough output current to drive 600-
Ω loads. Because of the high-current capability, take care not to exceed the 150°C maximum junction
temperature specification.
7.4.2 Input Bias Current Consideration
The LMV93x-N family has a complementary bipolar input stage. The typical input bias current (IB) is 15 nA. The
input bias current can develop a significant offset voltage. This offset is primarily due to IB flowing through the
negative feedback resistor, RF. For example, if IB is 50 nA and RF is 100 kΩ, then an offset voltage of 5 mV will
develop (VOS = IB x RF). Using a compensation resistor (RC), as shown in Figure 29, cancels this effect. But the
input offset current (IOS) will still contribute to an offset voltage in the same manner.
Figure 29. Canceling the Offset Voltage due to Input Bias Current
Copyright © 2001–2014, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: LMV931-N LMV931-N-Q1 LMV932-N LMV932-N-Q1 LMV934-N LMV934-N-Q1