TCA6424_10 Datasheet, PDF (15/29 Pages) Texas Instruments – LOW-VOLTAGE 24-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS

TCA6424
www.ti.com
SCPS175A – NOVEMBER 2007 – REVISED NOVEMBER 2009
I²C INTERFACE TIMING REQUIREMENTS
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 10)
STANDARD MODE
I²C BUS
FAST MODE
I²C BUS
f_scl
t_sch
t_scl
t_sp
t_sds
t_sdh
t_icr
t_icf
t_ocf
t_buf
t_sts
t_sth
t_sps
t_vd(data)
t_vd(ack)
I²C clock frequency
I²C clock high time
I²C clock low time
I²C spike time
I²C serial data setup time
I²C serial data hold time
I²C input rise time
I²C input fall time
I²C output fall time; 10 pF to 400 pF bus
I²C bus free time between Stop and Start
I²C Start or repeater Start condition setup time
I²C Start or repeater Start condition hold time
I²C Stop condition setup time
Valid data time; SCL low to SDA output valid
Valid data time of ACK condition; ACK signal from SCL low to SDA
(out) low
MIN
MAX
MIN
MAX
0
100
0
400
4
0.6
4.7
1.3
0
50
0
50
250
100
0
0
1000 20 + 0.1C_b ⁽¹⁾
300
300 20 + 0.1C_b ⁽¹⁾
300
300 20 + 0.1C_b ⁽¹⁾
300
4.7
1.3
4.7
0.6
4
0.6
4
0.6
1
1
1
1
UNIT
kHz
μs
μs
ns
ns
ns
ns
ns
μs
μs
μs
μs
μs
μs
μs
(1) C_b = total capacitance of one bus line in pF
RESET TIMING REQUIREMENTS
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 13)
STANDARD MODE
I²C BUS
MIN
MAX
t_W
Reset pulse duration
4
t_REC Reset recovery time
0
t_RESET Time to reset⁽¹⁾
600
(1) Minimum time for SDA to become high or minimum time to wait before doing a START.
FAST MODE
I²C BUS
MIN
MAX
4
0
600
UNIT
ns
ns
ns
Copyright © 2007–2009, Texas Instruments Incorporated
Product Folder Link(s): TCA6424
Submit Documentation Feedback
15