DAC5688 Datasheet, PDF (15/47 Pages) Texas Instruments – 16-BIT, 800 MSPS 2x-8x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)

DAC5688
www.ti.com
SLLS880A – DECEMBER 2007 – REVISED MARCH 2008
REGISTER DESCRIPTIONS
Bit 7
PLL_lock
0
PLL_lock
Device_ID(2:0)
Version(1:0)
Register name: STATUS0 - Address: 0x00, Default 0x01
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
unused
unused
Device_ID (2:0)
0
0
0
0
0
: Asserted when the internal PLL is locked. (Read Only)
: Returns ‘000’ for DAC5688. (Read Only)
: A hardwired register that contains the version of the chip. (Read Only)
version(1:0)
Identification
00
PG1.0 Initial Register Set
01
PG2.0 / PG2.1 Revised Register Set
Bit 1
Bit 0
version(1:0)
0
1
Register name: CONFIG1 Address: 0x01, Default 0x0B
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
insel_mode (1:0)
unused
Synchr_clkin
Twos
inv_inclk
interp_valule(1:0)
0
0
0
0
1
0
1
1
insel_mode(1:0)
: Controls the expected format of the input data. For the interleaved modes, TXENABLE or the MSB of the port
that does not have data can be used to tell the chip which sample is the A sample. For TXENABLE the sample
aligned with the rising edge is A. For the MSB, it is presumed that this signal will toggle with A and B. The MSB
should be ‘1’ for A and ‘0’ for B. (*** See CONFIG23 ***)
insel_mode
00
01
10
11
Function
Normal input on A and B.
Interleaved input on A, which is de-interleaved and placed on
both A and B data paths. (*** See CONFIG23 ***)
Interleaved input on B, which is de-interleaved and placed on
both A and B data paths. (*** See CONFIG23 ***)
Half rate data on A and B inputs. This data is merge together
to form a single stream of data on the A data path.
synchr_clkin
twos
inv_inclk
interp_value(1:0)
: This turns on the synchronous mode of the dual-clock in mode. In this mode, the CLK2/C and CLK1/C must be
synchronous in phase since the slower clock is used to synchronize dividers in the clock distribution circuit.
: When set (default), the input data format is expected to be 2’s complement. When cleared, the input is expected
to be offset-binary.
: This allows the input clock, the clock driving the input side of the FIFO to be inverted. This allows easier
registering of the data (more setup/hold time) in the single-clock mode of the device
: These bits define the interpolation factor:
interp_value
Interpolation Factor
00
1X
01
2X
10
4X
11
8X
Copyright © 2007–2008, Texas Instruments Incorporated
Product Folder Link(s): DAC5688
Submit Documentation Feedback
15