English
Language : 

TLC59108F Datasheet, PDF (14/27 Pages) Texas Instruments – 8-BIT FM+ I2C BUS LED DRIVER
TLC59108F
SLDS162 – MARCH 2009 .................................................................................................................................................................................................. www.ti.com
GRPFREQ is used to program the global blinking period when DMBLNK bit (MODE2 register) is equal to 1.
Value in this register is a ‘Don’t care’ when DMBLNK = 0. Applicable to LED output programmed with LDRx = 11
(LEDOUT0 and LEDOUT1 registers).
Blinking period is controlled through 256 linear steps from 00h (41 ms, frequency 24 Hz) to FFh (10.73 s).
globalblinkingperiod =
GFRQ[7:0]
24
+
1(s)
LED Driver Output State Registers (LEDOUT0, LEDOUT1)
Table 8 describes the LED Driver Output State Registers.
Table 8. LEDOUT0 and LEDOUT1 – LED Driver Output State Registers (Address 0Ch and 0Dh) Bit
Descriptions
ADDRESS REGISTER
BIT
7:6
5:4
0Ch
LEDOUT0
3:2
1:0
7:6
5:4
0Dh
LEDOUT1
3:2
1:0
SYMBOL
LDR3[1:0]
LDR2[1:0]
LDR1[1:0]
LDR0[1:0]
LDR7[1:0]
LDR6[1:0]
LDR4[1:0]
LDR4[1:0]
ACCESS (1)
R/W
R/W
VALUE
00 (2)
00 (2)
00 (2)
00 (2)
00 (2)
00 (2)
00 (2)
00 (2)
DESCRIPTION
LED3 output state control
LED2 output state control
LED1 output state control
LED0 output state control
LED7 output state control
LED6 output state control
LED5 output state control
LED4 output state control
(1) R = read, W = write
(2) Default value
LDRx = 00 : LED driver x is off (default power-up state).
LDRx = 01 : LED driver x is fully on (individual brightness and group dimming/blinking not controlled).
LDRx = 10 : LED driver x is individual brightness can be controlled through its PWMx register.
LDRx = 11 : LED driver x is individual brightness and group dimming/blinking can be controlled through its PWMx
register and the GRPPWM registers.
I2C Bus Sub-Address Registers 1 to 3 (SUBADR1–SUBADR3)
Table 9 describes the Output Gain Control Register.
Table 9. SUBADR1–SUBADR3 – I2C Bus Sub-Address Registers 1 to 3 (Addresses 0Eh–10h) Bit
Descriptions
ADDRESS
0Eh
REGISTER
SUBADR1
0Fh
SUBADR2
10h
SUBADR3
BIT
SYMBOL ACCESS(1)
VALUE DESCRIPTION
7:5
A1[7:5]
R
100 (2)
Reserved
4:1
A1[4:1]
R/W
1001(2) I2C bus sub-address 1
0
A1[0]
R
0 (2)
Reserved
7:5
A2[7:5]
R
100 (2)
Reserved
4:1
A2[4:1]
R/W
1010(2) I2C bus sub-address 2
0
A2[0]
R
0 (2)
Reserved
7:5
A3[7:5]
R
100 (2)
Reserved
4:1
A3[4:1]
R/W
1100(2) I2C bus sub-address 3
0
A3[0]
R
0 (2)
Reserved
(1) R = read, W = write
(2) Default value
14
Submit Documentation Feedback
Product Folder Link(s): TLC59108F
Copyright © 2009, Texas Instruments Incorporated