TPS53819A_15 Datasheet, PDF (1/52 Pages) Texas Instruments – TPS53819A High-Performance, Eco-mode™, Single Synchronous Step-Down Controller with PMBus™

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
Reference
Design
TPS53819A
SLUSB56A – NOVEMBER 2012 – REVISED OCTOBER 2015
TPS53819A High-Performance, Eco-mode™, Single Synchronous
Step-Down Controller with PMBus™
1 Features
•1 Conversion Input Voltage Range: 3 V to 28 V
• VDD Input Voltage Range: 4.5 V to 28 V
• Output Voltage Range: 0.6 V to 5.5 V
• Supports All Ceramic Output Capacitors
• Reference Voltage: 600 mV ±0.5% Tolerance
• ±9% Voltage Adjustment via PMBus™
• Built-in 5-V LDO
• D-CAP2™ Mode with 100-ns Load Step
Response
• Auto-Skip Eco-mode™ for Light-Load Efficiency
• Adaptive On-Time Control Architecture With Eight
Selectable Frequencies via PMBus
• Supports Voltage Margining via PMBus
• Programmable Soft-Start Time via PMBus
• Programmable Power-On Delay via PMBus
• Programmable VDD UVLO Level via PMBus
• Fault Report via PMBus
• Pre-Charged Start-Up Capability
• Built-In Output Discharge
• Power Good Output With Programmable Delay
• Internal Overvoltage, Undervoltage, and
Overcurrent Limit Protections
• Thermal Shutdown (Non-Latch)
• 3 mm × 3 mm, 16-pin, QFN Package
2 Applications
• Point-of-Load Power In:
– Storage Computers
– Server Computers
– Multi-Function Printers
– Embedded Computing
3 Description
The TPS53819A device is a small-sized, single buck
controller with adaptive on-time D-CAP2 mode control
and PMBus. The device is suitable for low output
voltage and high current, system power rail, or similar
point-of-load (POL) power supply in digital consumer
products. Small package with minimal pin-count
saves space on the PCB, while the programmability
and fault report via PMBus simplify the power supply
design. The skip-mode at light-load condition
combined with strong gate drivers and low-side FET
on-resistance (R_DS(on)) current sensing can support
low-loss and high efficiency operation, over a broad
load range. The conversion input voltage, which is
the high-side FET drain voltage, ranges from 3 V to
28 V. The supply voltage (VDD) is from 4.5 V to 28 V.
The output voltage ranges from 0.6 V to 5.5 V. The
device is available in a 16-pin, QFN package and is
specified from –40°C to 85°C.
Device Information⁽¹⁾
PART NUMBER
PACKAGE
BODY SIZE (NOM)
TPS53819A
QFN (16)
3.00 mm × 3.00 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
V3P3
VREG
Simplified Application
EN
VIN
CSD87350
SW
16
15 14 13
ADDR PGOOD EN VBST
1 SCL
SW 12
2 SDA
3 ALERT
TPS53819A
4 TRIP
DRVH 11
DRVL 10
VREG 9
VIN
SW
TG
SW
TGR
BG
PGND
V_IN
V_OUT
5
6
7
8
VDD
UDG-12118
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.