TPIC6C596_05 Datasheet, PDF (1/17 Pages) Texas Instruments – POWER LOGIC 8-BIT SHIFT REGISTER

TPIC6C596
POWER LOGIC 8ĆBIT SHIFT REGISTER
SLIS093C − MARCH 2000 − REVISED APRIL 2005
D Low r_DS(on) . . . 7 Ω Typ
D Avalanche Energy . . . 30 mJ
D Eight Power DMOS Transistor Outputs of
100-mA Continuous Current
D 250-mA Current Limit Capability
D ESD Protection . . . 2500 V
D Output Clamp Voltage . . . 33 V
D Enhanced Cascading for Multiple Stages
D All Registers Cleared With Single Input
D Low Power Consumption
D, N, OR PW PACKAGE
(TOP VIEW)
V_CC 1
SER IN 2
DRAIN0 3
DRAIN1 4
DRAIN2 5
DRAIN3 6
CLR 7
G8
16 GND
15 SRCK
14 DRAIN7
13 DRAIN6
12 DRAIN5
11 DRAIN4
10 RCK
9 SER OUT
description
logic symbol^†
The TPIC6C596 is a monolithic, medium-voltage,
low-current power 8-bit shift register designed for
use in systems that require relatively moderate
load power such as LEDs. The device contains a
built-in voltage clamp on the outputs for inductive
G8
RCK ¹⁰
7
CLR
15
SRCK
EN3
C2
SRG8
R
C1
transient protection. Power driver applications
include relays, solenoids, and other low-current or
medium-voltage loads.
This device contains an 8-bit serial-in, parallel-out
shift register that feeds an 8-bit D-type storage
register. Data transfers through both the shift and
storage registers on the rising edge of the shift
register clock (SRCK) and the register clock
(RCK), respectively. The storage register trans-
fers data to the output buffer when shift register
clear (CLR) is high. When CLR is low, all registers
SER IN ²
1D
3
2
DRAIN0
4
DRAIN1
5
DRAIN2
6
DRAIN3
11
DRAIN4
12
DRAIN5
13
DRAIN6
14
2
DRAIN7
9
SER OUT
in the device are cleared. When output enable (G)
is held high, all data in the output buffers is held
low and all drain outputs are off. When G is held
† _{This symbol is in accordance with ANSI/IEEE Std 91-1984}
and IEC Publication 617-12.
low, data from the storage register is transparent to the output buffers. When data in the output buffers is low,
the DMOS transistor outputs are off. When data is high, the DMOS transistor outputs have sink-current
capability. The serial output (SER OUT) is clocked out of the device on the falling edge of SRCK to provide
additional hold time for cascaded applications. This will provide improved performance for applications where
clock signals may be skewed, devices are not located near one another, or the system must tolerate
electromagnetic interference.
This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These
circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C,
Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated
voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device
should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level,
preferably either VCC or ground. Specific guidelines for handling devices of this type are contained in the publication Guidelines for
Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies available from Texas Instruments.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright  2000–2005, Texas Instruments Incorporated
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
1