English
Language : 

TPIC6273DWRG4 Datasheet, PDF (1/15 Pages) Texas Instruments – POWER LOGIC OCTAL D-TYPE LATCH
• Low rDS(on) . . . 1.3 Ω Typ
• Avalanche Energy . . . 75 mJ
• Eight Power DMOS Transistor Outputs of
250-mA Continuous Current
• 1.5-A Pulsed Current Per Output
• Output Clamp Voltage up to 45 V
• Low Power Consumption
description
The TPIC6273 is a monolithic high-voltage
high-current power logic octal D-type latch with
DMOS transistor outputs designed for use in
systems that require relatively high load power.
The device contains a built-in voltage clamp on the
outputs for inductive transient protection. Power
driver applications include relays, solenoids, and
other medium-current or high-voltage loads.
The TPIC6273 contains eight positive-edge-
triggered D-type flip-flops with a direct clear input.
Each flip-flop features an open-drain power
DMOS transistor output.
When clear (CLR) is high, information at the D
inputs meeting the setup time requirements is
transferred to the DRAIN outputs on the positive-
going edge of the clock pulse. Clock triggering
occurs at a particular voltage level and is not
directly related to the transition time of the
positive-going pulse. When the clock input (CLK)
is at either the high or low level, the D input signal
has no effect at the output. An asynchronous CLR
is provided to turn all eight DMOS-transistor
outputs off.
The TPIC6273 is characterized for operation over
the operating case temperature range of – 40°C
to 125°C.
TPIC6273
POWER LOGIC OCTAL D-TYPE LATCH
SLIS011A – APRIL 1992 – REVISED OCTOBER 1995
DW OR N PACKAGE
(TOP VIEW)
CLR 1
D1 2
D2 3
DRAIN1 4
DRAIN2 5
DRAIN3 6
DRAIN4 7
D3 8
D4 9
GND 10
20 VCC
19 D8
18 D7
17 DRAIN8
16 DRAIN7
15 DRAIN6
14 DRAIN5
13 D6
12 D5
11 CLK
logic symbol†
1
CLR
11
CLK
2
D1
3
D2
8
D3
9
D4
12
D5
13
D6
18
D7
19
D8
R
C1
1D
4
DRAIN1
5
DRAIN2
6
DRAIN3
7
DRAIN4
14
DRAIN5
15
DRAIN6
16
DRAIN7
17
DRAIN8
† This symbol is in accordance with ANSI/IEEE Standard 91-1984
and IEC Publication 617-12.
FUNCTION TABLE
(each channel)
INPUTS
CLR
CLK
D
OUTPUT
DRAIN
L
X
X
H
H
↑
H
L
H
↑
L
H
H
L
X
Latched
H = high level, L = low level, X = irrelevant
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright © 1995, Texas Instruments Incorporated
1