TMS320C6203B Datasheet, PDF (1/106 Pages) Texas Instruments – FIXED-POINT DIGITAL SIGNAL PROCESSOR

D High-Performance Fixed-Point Digital
Signal Processor (DSP) − TMS320C62x
− 4-, 3.33-ns Instruction Cycle Time
− 250-, 300-MHz Clock Rate
− Eight 32-Bit Instructions/Cycle
− 2000, 2400 MIPS
D C6203B and C6202 GLS Ball Grid Array
(BGA) Packages are Pin-Compatible With
the C6204 GLW BGA Package^†
D C6203B and C6202B GNZ and GNY
Packages are Pin-Compatible
D VelociTI Advanced Very-Long-Instruction-
Word (VLIW) C62x DSP Core
− Eight Highly Independent Functional
Units:
− Six ALUs (32-/40-Bit)
− Two 16-Bit Multipliers (32-Bit Result)
− Load-Store Architecture With 32 32-Bit
General-Purpose Registers
− Instruction Packing Reduces Code Size
− All Instructions Conditional
D Instruction Set Features
− Byte-Addressable (8-, 16-, 32-Bit Data)
− 8-Bit Overflow Protection
− Saturation
− Bit-Field Extract, Set, Clear
− Bit-Counting
− Normalization
D 7M-Bit On-Chip SRAM
− 3M-Bit Internal Program/Cache
(96K 32-Bit Instructions)
− 4M-Bit Dual-Access Internal Data
(512K Bytes)
− Organized as Two 256K-Byte Blocks
for Improved Concurrency
D 32-Bit External Memory Interface (EMIF)
− Glueless Interface to Synchronous
Memories: SDRAM or SBSRAM
− Glueless Interface to Asynchronous
Memories: SRAM and EPROM
− 52M-Byte Addressable External Memory
Space
TMS320C6203B
FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS086M − JANUARY 1999 − REVISED MARCH 2004
D Four-Channel Bootloading
Direct-Memory-Access (DMA) Controller
With an Auxiliary Channel
D Flexible Phase-Locked-Loop (PLL) Clock
Generator
D 32-Bit Expansion Bus (XBus)
− Glueless/Low-Glue Interface to Popular
PCI Bridge Chips
− Glueless/Low-Glue Interface to Popular
Synchronous or Asynchronous
Microprocessor Buses
− Master/Slave Functionality
− Glueless Interface to Synchronous FIFOs
and Asynchronous Peripherals
D Three Multichannel Buffered Serial Ports
(McBSPs)
− Direct Interface to T1/E1, MVIP, SCSA
Framers
− ST-Bus-Switching Compatible
− Up to 256 Channels Each
− AC97-Compatible
− Serial-Peripheral Interface (SPI)
Compatible (Motorola)
D Two 32-Bit General-Purpose Timers
D IEEE-1149.1 (JTAG^‡)
Boundary-Scan-Compatible
D 352-Pin BGA Package (GNZ)
D 384-Pin BGA Package (GLS)
D 384-Pin BGA Package (GNY)
D 0.15-µm/5-Level Metal Process
− CMOS Technology
D 3.3-V I/Os, 1.5-V Internal
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
TMS320C62x, VelociTI, and C62x are trademarks of Texas Instruments.
Motorola is a trademark of Motorola, Inc.
All trademarks are the property of their respective owners.
† _{For more details, see the GLS BGA package bottom view.}
‡ _{IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.}
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright  2004, Texas Instruments Incorporated
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
1