TB3R1 Datasheet, PDF (1/11 Pages) Texas Instruments – QUAD DIFFERENTIAL PECL RECEIVERS

www.ti.com
TB3R1, TB3R2
SLLS587B – NOVEMBER 2003 – REVISED MAY 2004
QUAD DIFFERENTIAL PECL RECEIVERS
FEATURES
• Low-Voltage Functional Replacements for the
Agere BRF1A, BRF2A, BRS2A, and BRS2B
• Pin-Equivalent to General Trade 26LS32 De-
vices
• High-Input Impedance Approximately 8 kΩ
• 3.5-ns Maximum Propagation Delay
• TB3R1 Provides 50-mV Hysteresis
• TB3R2 With -125-mV Threshold Offset for
Preferred State Output
• -0.5-V to 5.2-V Common Mode Range
• Single 3.3 V ±10% Supply
• Slew Rate Limited (0.5 ns min 80% to 20%)
• TB3R2 Output Defaults to Logic 1 When In-
puts Left Open or Shorted to V_CC or GND
• ESD Protection HBM > 3 kV, CDM > 2 kV
• Operating Temperature Range: -40°C to 85°C
• Available SOIC (D) Package
APPLICATIONS
• Digital Data or Clock Transmission Over Bal-
anced Lines
DESCRIPTION
These quad differential receivers accept digital data
over balanced transmission lines. They translate
differential input logic levels to TTL output logic
levels.
The TB3R1 is a pin- and function-compatible replace-
ment for the Agere Systems BRF1A and BRF2A; it
includes 3-kV HBM and 2-kV CDM ESD protection.
The TB3R2 is a pin- and function-compatible replace-
ment for the Agere Systems BRS2A and BRS2B and
incorporates a -125-mV receiver input offset, pre-
ferred state output, 3-kV HBM and 2-kV CDM ESD
protection. The TB3R2 preferred state feature places
the output in the high state when the inputs are open,
shorted to ground, or shorted to the power supply.
The power-down loading characteristics of the re-
ceiver input circuit are approximately 8 kΩ relative to
the power supplies; hence they do not load the
transmission line when the circuit is powered down.
The package for these differential line receivers is the
16-pin SOIC (D) package.
The enable inputs of this device include internal
pullup resistors of approximately 40 kΩ that are
connected to V_CC to ensure a logical high level input
if the inputs are open circuited.
PIN ASSIGNMENTS
D PACKAGE
(TOP VIEW)
AI
1
AI
2
AO
3
E1
4
BO
5
BI
6
BI
7
GND
8
16
VCC
15
DI
14
DI
13
DO
12
E2
11
CO
10
CI
9
CI
FUNCTIONAL BLOCK DIAGRAM
AI
AO
AI
BI
BI
BO
C1
CO
C1
D1
D1
DO
E1
E2
ENABLE TRUTH TABLE
E1
E2
CONDITION
0
0
Active
1
0
Active
0
1
Disabled
1
1
Active
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2003–2004, Texas Instruments Incorporated