English
Language : 

SN75ALS161_07 Datasheet, PDF (1/19 Pages) Texas Instruments – OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS
SN75ALS161
OCTAL GENERALĆPURPOSE INTERFACE BUS TRANSCEIVERS
SLLS019F − JUNE 1986 − REVISED JULY 2004
D Suitable for IEEE Standard 488-1978 (GPIB)
D 8-Channel Bidirectional Transceivers
DW OR N PACKAGE
(TOP VIEW)
D Designed to Implement Control Bus
Interface
TE 1
REN 2
20 VCC
19 REN
D Designed for Single Controller
D High-Speed Advanced Low-Power Schottky
Circuitry
D Low Power Dissipation . . . 46 mW Max Per
Channel
D Fast Propagation Times . . . 20 ns Max
D High-Impedance pnp Inputs
GPIB
I/O Ports
IFC 3
NDAC 4
NRFD 5
DAV 6
EOI 7
ATN 8
SRQ 9
GND 10
18 IFC
17 NDAC
16 NRFD
15 DAV
14 EOI
13 ATN
12 SRQ
11 DC
Terminal
I/O Ports
D Receiver Hysteresis . . . 650 mV Typ
D Bus-Terminating Resistors Provided on
CHANNEL-IDENTIFICATION TABLE
Driver Outputs
NAME
IDENTITY
CLASS
D No Loading of Bus When Device Is
Powered Down (VCC = 0)
D Power-Up/Power-Down Protection
(Glitch Free)
description/ordering information
DC
TE
ATN
SRQ
REN
IFC
EOI
Direction Control
Talk Enable
Attention
Service Request
Remote Enable
Interface Clear
End or Identify
Control
Bus
Management
The
SN75ALS161
eight-channel
general-purpose interface bus transceivers are
high-speed,
advanced
low-power
DAV
NDAC
NRFD
Data Valid
Not Data Accepted
Not Ready for Data
Data
Transfer
Schottky-process devices designed to provide the
bus-management and data-transfer signals between operating units of a single-controller instrumentation
system. When combined with the SN75ALS160 octal bus transceivers, this device provides a complete 16-wire
interface for the IEEE 488 bus.
The SN75ALS161 device features eight driver-receiver pairs connected in a front-to-back configuration to form
input/output (I/O) ports at both the bus and terminal sides. The direction of data through these driver-receiver
pairs is determined by the direction-control (DC) and talk-enable (TE) signals.
The driver outputs general-purpose interface bus (GPIB I/O ports) feature active bus-terminating resistor
circuits designed to provide a high impedance to the bus when VCC = 0. The drivers are designed to handle
sink-current loads up to 48 mA. Each receiver features pnp transistor inputs for high input impedance and
hysteresis of 400 mV on the commercial part, and 250 mV on the military part, minimum, for increased noise
immunity. All receivers have 3-state outputs, to present a high impedance to the terminal when disabled.
The SN75ALS161 is characterized for operation from 0°C to 70°C.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP (N)
Tube of 20 SN75ALS161N
SN75ALS161N
0°C to 70°C
SOIC (DW)
Tube of 25 SN75ALS161DW
Reel of 2000 SN75ALS161DWR
75ALS161
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2004, Texas Instruments Incorporated
1