SN74LVTH126 Datasheet, PDF (1/13 Pages) Texas Instruments – 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SN54LVTH126, SN74LVTH126
3.3ĆV ABT QUADRUPLE BUS BUFFERS
WITH 3ĆSTATE OUTPUTS
SCBS746B − JULY 2000 - REVISED OCTOBER 2003
D Support Mixed-Mode Signal Operation (5-V
Input and Output Voltages With 3.3-V V_CC)
D Support Unregulated Battery Operation
Down to 2.7 V
D Typical V_OLP (Output Ground Bounce)
<0.8 V at V_CC = 3.3 V, T_A = 25°C
D I_off and Power-Up 3-State Support Hot
Insertion
D Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
D Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
description/ordering information
These bus buffers are designed specifically for
low-voltage (3.3-V) V_CC operation, but with the
capability to provide a TTL interface to a 5-V
system environment.
SN54LVTH126 . . . J OR W PACKAGE
SN74LVTH126 . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
1OE 1
1A 2
1Y 3
2OE 4
2A 5
2Y 6
GND 7
14 V_CC
13 4OE
12 4A
11 4Y
10 3OE
9 3A
8 3Y
SN54LVTH126 . . . FK PACKAGE
(TOP VIEW)
1Y
NC
2OE
NC
2A
3 2 1 20 19
4
18
5
17
6
16
7
15
8
14
9 10 11 12 13
4A
NC
4Y
NC
3OE
The ’LVTH126 devices feature independent line
drivers with 3-state outputs. Each output is in the
high-impedance state when the associated
output-enable (OE) input is low.
NC − No internal connection
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors
with the bus-hold circuitry is not recommended.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
SOIC − D
Tube
Tape and reel
SN74LVTH126D
SN74LVTH126DR
LVTH126
SOP − NS
Tape and reel SN74LVTH126NSR LVTH126
−40°C to 85°C
SSOP − DB
TSSOP − PW
Tape and reel
Tube
Tape and reel
SN74LVTH126DBR
SN74LVTH126PW
SN74LVTH126PWR
LXH126
LXH126
TVSOP − DGV Tape and reel SN74LVTH126DGVR LXH126
CDIP − J
Tube
SNJ54LVTH126J
SNJ54LVTH126J
−55°C to 125°C CFP − W
Tube
SNJ54LVTH126W
SNJ54LVTH126W
LCCC − FK
Tube
SNJ54LVTH126FK
SNJ54LVTH126FK
† _{Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines}
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2003, Texas Instruments Incorporated
1