SN74LVC543A_03 Datasheet, PDF (1/10 Pages) Texas Instruments – OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

D Operates From 1.65 V to 3.6 V
D Inputs Accept Voltages to 5.5 V
D Max t_pd of 7 ns at 3.3 V
D Typical V_OLP (Output Ground Bounce)
<0.8 V at V_CC = 3.3 V, T_A = 25°C
D Typical V_OHV (Output V_OH Undershoot)
>2 V at V_CC = 3.3 V, T_A = 25°C
D Supports Mixed-Mode Signal Operation on
All Ports (5-V Input/Output Voltage With
3.3-V V_CC)
D I_off Supports Partial-Power-Down Mode
Operation
D Latch-Up Performance Exceeds 250 mA Per
JESD 17
SN74LVC543A
OCTAL REGISTERED TRANSCEIVER
WITH 3ĆSTATE OUTPUTS
SCAS299H − JANUARY 1993 − REVISED AUGUST 2003
DB, DW, OR PW PACKAGE
(TOP VIEW)
LEBA 1
OEBA 2
A1 3
A2 4
A3 ⁵
A4 ⁶
A5 ⁷
A6 ⁸
A7 ⁹
A8 ¹⁰
CEAB ¹¹
GND ¹²
24 V_CC
23 CEBA
22 B1
21 B2
20 _B3
19 _B4
18 _B5
17 _B6
16 _B7
15 _B8
14 _LEAB
13 _OEAB
description/ordering information
This octal registered transceiver is designed for 1.65-V to 3.6-V V_CC operation.
The SN74LVC543A contains two sets of D-type latches for temporary storage of data flowing in either direction.
Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each
register to permit independent control in either direction of data flow.
The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and
LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB places the A
latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the
data present at the output of the A latches. Data flow for B to A is similar to that of A to B, but uses CEBA, LEBA,
and OEBA.
This device is fully specified for partial-power-down applications using I_off. The I_off circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, OE should be tied to V_CC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators
in a mixed 3.3-V/5-V system environment.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE MARKING
SOIC − DW
Tube of 25
Reel of 2000
SN74LVC543ADW
SN74LVC543ADWR
LVC543A
−40°C to 85°C
SSOP − DB
Reel of 2000
Tube of 60
SN74LVC543ADBR
SN74LVC543APW
LC543A
TSSOP − PW
Reel of 2000
SN74LVC543APWR
LC543A
Reel of 250
SN74LVC543APWT
† _{Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are}
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2003, Texas Instruments Incorporated
1