English
Language : 

SN74LVC1G08_101 Datasheet, PDF (1/18 Pages) Texas Instruments – SINGLE 2-INPUT POSITIVE-AND GATE
www.ti.com
FEATURES
• Available in the Texas Instruments
NanoFree™ Package
• Supports 5-V VCC Operation
• Inputs Accept Voltages to 5.5 V
• Max tpd of 3.6 ns at 3.3 V
• Low Power Consumption, 10-µA Max ICC
• ±24-mA Output Drive at 3.3 V
DBV PACKAGE
(TOP VIEW)
SN74LVC1G08
SINGLE 2-INPUT POSITIVE-AND GATE
SCES217T – APRIL 1999 – REVISED FEBRUARY 2007
• Ioff Supports Partial-Power-Down Mode
Operation
• Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
• ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
DCK PACKAGE
(TOP VIEW)
DRL PACKAGE
(TOP VIEW)
A
1
5
VCC
A
1
5
VCC
A1
5 VCC
B
2
B2
B
2
GND 3 4 Y
GND
3
4Y
GND
3
4
Y
DRY PACKAGE
(TOP VIEW)
A1
B2
GND 3
6 VCC
5 NC
4Y
NC – No internal connection
See mechanical drawings for dimensions.
YZP PACKAGE
(BOTTOM VIEW)
GND 3 4 Y
B2
A 1 5 VCC
DESCRIPTION/ORDERING INFORMATION
The SN74LVC1G08 performs the Boolean function or Y = A • B or Y = A + B in positive logic.
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoFree is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 1999–2007, Texas Instruments Incorporated