SN74LVC16543 Datasheet, PDF (1/8 Pages) Texas Instruments – 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SN74LVC16543
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS
SCAS317A – NOVEMBER 1993 – REVISED OCTOBER 1995
D Member of the Texas Instruments
Widebus ™ Family
DGG OR DL PACKAGE
(TOP VIEW)
D EPIC ™ (Enhanced-Performance Implanted
CMOS) Submicron Process
D Typical V_OLP (Output Ground Bounce)
< 0.8 V at V_CC = 3.3 V, T_A = 25°C
D Typical V_OHV (Output V_OH Undershoot)
> 2 V at V_CC = 3.3 V, T_A = 25°C
D Latch-Up Performance Exceeds 250 mA
Per JEDEC Standard JESD-17
D Bus Hold on Data Inputs Eliminates the
1OEAB 1
1LEAB 2
1CEAB 3
GND 4
1A1 5
1A2 6
V_CC 7
1A3 8
1A4 9
56 1OEBA
55 1LEBA
54 1CEBA
53 GND
52 1B1
51 1B2
50 V_CC
49 1B3
48 1B4
Need for External Pullup/Pulldown
1A5 10 47 1B5
Resistors
GND 11 46 GND
D Package Options Include Plastic 300-mil
Shrink Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages
1A6 12
1A7 13
1A8 14
45 1B6
44 1B7
43 1B8
2A1 15 42 2B1
description
2A2 16 41 2B2
This 16-bit registered transceiver is designed for
low-voltage (3.3-V) V_CC operation.
2A3 17
GND 18
2A4 19
40 2B3
39 GND
38 2B4
The SN74LVC16543 can be used as two 8-bit
2A5 20 37 2B5
transceivers or one 16-bit transceiver. Separate
2A6 21 36 2B6
latch-enable (LEAB or LEBA) and output-enable
(OEAB or OEBA) inputs are provided for each
V_CC 22
2A7 23
35 V_CC
34 2B7
register to permit independent control in either
2A8 24 33 2B8
direction of data flow.
GND 25 32 GND
The A-to-B enable (CEAB) input must be low in
order to enter data from A or to output data from
B. If CEAB is low and LEAB is low, the A-to-B
2CEAB 26
2LEAB 27
2OEAB 28
31 2CEBA
30 2LEBA
29 2OEBA
latches are transparent; a subsequent low-to-high
transition of LEAB puts the A latches in the
storage mode. With CEAB and OEAB both low,
the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to
A is similar but requires using the CEBA, LEBA, and OEBA inputs.
To ensure the high-impedance state during power up or power down, OE should be tied to V_CC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74LVC16543 is characterized for operation from – 40°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC and Widebus are trademarks of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright © 1995, Texas Instruments Incorporated
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
1