SN74LV132ADGVR Datasheet, PDF (1/11 Pages) Texas Instruments – QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

D 2-V to 5.5-V V_CC Operation
D Max t_pd of 9 ns at 5 V
D Typical V_OLP (Output Ground Bounce)
<0.8 V at V_CC = 3.3 V, T_A = 25°C
D Typical V_OHV (Output V_OH Undershoot)
>2.3 V at V_CC = 3.3 V, T_A = 25°C
D Support Mixed-Mode Voltage Operation on
All Ports
D Latch-Up Performance Exceeds 250 mA Per
JESD 17
D ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
SN54LV132A, SN74LV132A
QUADRUPLE POSITIVEĆNAND GATES
WITH SCHMITTĆTRIGGER INPUTS
SCLS394G − APRIL 1998 − REVISED DECEMBER 2004
SN54LV132A . . . J OR W PACKAGE
SN74LV132A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
1A 1
1B 2
1Y 3
2A 4
2B 5
2Y ⁶
GND ⁷
14 V_CC
13 4B
12 4A
11 4Y
10 3B
9 _3A
8 _3Y
SN54LV132A . . . FK PACKAGE
(TOP VIEW)
description/ordering information
The ’LV132A devices are quadruple
positive-NAND gates designed for 2-V to 5.5-V
V_CC operation.
The ’LV132A devices perform the Boolean
function Y = A • B or Y = A + B in positive logic.
Each circuit functions as a NAND gate, but
because of the Schmitt action, it has different input
threshold levels for positive- and negative-going
signals.
These circuits are temperature compensated and
can be triggered from the slowest of input ramps
and still give clean jitter-free output signals.
3 2 1 20 19
1Y 4
18 4A
NC 5
17 NC
2A 6
16 4Y
NC 7
15 NC
2B ⁸
14 _3B
9 10 11 12 13
NC − No internal connection
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
SOIC − D
Tube of 25
Reel of 2500
SN74LV132AD
SN74LV132ADR
LV132A
SOP − NS
Reel of 2000 SN74LV132ANSR 74LV132A
−40°C to 85°C
SSOP − DB
Reel of 2000
Tube of 90
SN74LV132ADBR
SN74LV132APW
LV132A
TSSOP − PW
Reel of 2000
Reel of 250
SN74LV132APWR
SN74LV132APWT
LV132A
TVSOP − DGV Reel of 2000 SN74LV132ADGVR LV132A
CDIP − J
Tube of 25
SNJ54LV132AJ
SNJ54LV132AJ
−55°C to 125°C CFP − W
Tube of 150
SNJ54LV132AW
SNJ54LV132AW
LCCC - FK
Tube of 55
SNJ54LV132AFK
SNJ54LV132AFK
† _{Package drawings, standard packing quantities, thermal data, symbolization, and PCB design}
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2004, Texas Instruments Incorporated
1