SN74LV126A Datasheet, PDF (1/14 Pages) Texas Instruments – QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS

D 2-V to 5.5-V V_CC Operation
D Max t_pd of 6.5 ns at 5 V
D Typical V_OLP (Output Ground Bounce)
<0.8 V at V_CC = 3.3 V, T_A = 25°C
D Typical V_OHV (Output V_OH Undershoot)
>2.3 V at V_CC = 3.3 V, T_A = 25°C
D Support Mixed-Mode Voltage Operation on
All Ports
D Latch-Up Performance Exceeds 250 mA Per
JESD 17
D ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
SN54LV126A, SN74LV126A
QUADRUPLE BUS BUFFER GATES
WITH 3ĆSTATE OUTPUTS
SCES131H − MARCH 1998 − REVISED APRIL 2005
SN54LV126A . . . J OR W PACKAGE
SN74LV126A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
1OE 1
1A 2
1Y 3
2OE 4
2A 5
2Y ⁶
GND ⁷
14 V_CC
13 4OE
12 4A
11 4Y
10 3OE
9 _3A
8 _3Y
SN54LV126A . . . FK PACKAGE
(TOP VIEW)
description/ordering information
These quadruple bus buffer gates are designed
for 2-V to 5.5-V V_CC operation.
The ’LV126A devices feature independent line
drivers with 3-state outputs. Each output is
disabled when the associated output-enable (OE)
input is low.
To ensure the high-impedance state during power
up or power down, OE should be tied to GND
through a pulldown resistor; the minimum value of
the resistor is determined by the current-sourcing
capability of the driver.
1Y
NC
2OE
NC
2A
3 2 1 20 19
4
18
5
17
6
16
7
15
8
14
9 10 11 12 13
4A
NC
4Y
NC
3OE
NC − No internal connection
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
SOIC − D
Tube of 50
Reel of 2500
SN74LV126AD
SN74LV126ADR
LV126A
SOP − NS
Reel of 2000 SN74LV126ANSR 74LV126A
−40°C to 85°C
SSOP − DB
Reel of 2000
Tube of 90
SN74LV126ADBR
SN74LV126APW
LV126A
TSSOP − PW
Reel of 2000
Reel of 250
SN74LV126APWR
SN74LV126APWT
LV126A
TVSOP − DGV Reel of 2000 SN74LV126ADGVR LV126A
CDIP − J
Tube of 25
SNJ54LV126AJ
SNJ54LV126AJ
−55°C to 125°C CFP − W
Tube of 150
SNJ54LV126AW
SNJ54LV126AW
LCCC − FK
Tube of 55
SNJ54LV126AFK
SNJ54LV126AFK
† _{Package drawings, standard packing quantities, thermal data, symbolization, and PCB design}
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2005, Texas Instruments Incorporated
1