SN74HSTL162822 Datasheet, PDF (1/5 Pages) Texas Instruments – 14-BIT TO 28-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH

SN74HSTL162822
14-BIT TO 28-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH
D Member of the Texas Instruments
Widebus™ Family
D Inputs Meet JEDEC HSTL Standard
JESD8-6
D All Outputs Have Equivalent 25-Ω Series
Resistors
D Packaged in Plastic Thin Shrink
Small-Outline Package
description
This 14-bit to 28-bit D-type latch is designed for
3.15-V to 3.45-V V_CC operation. HSTL levels are
expected on the inputs. LVTTL levels are driven
on the Q outputs.
All outputs are designed to sink up to 12 mA and
include 25-Ω series resistors to reduce overshoot
and undershoot.
The SN74HSTL162822 is particularly suitable for
driving an address bus to two banks of memory.
Each bank of 14 outputs is controlled with its own
latch-enable (LE) input.
Each of the 14 data (D) inputs is tied to the inputs
of two D-type latches, which provide true data at
the outputs. While LE is low, the outputs (Q) of the
corresponding 14 latches follow the D inputs.
When LE is taken high, the Q outputs are latched
at the levels set up at the D inputs.
The SN74HSTL162822 is characterized for
operation from –40°C to 90°C.
SCES091A – DECEMBER 1996 – REVISED APRIL 1997
DGG PACKAGE
(TOP VIEW)
1Q2 ₁
2Q1 ₂
1Q1 ₃
GND ₄
D1 ₅
D2 ₆
D3 ₇
V_{CC 8}
D4 ₉
D5 ₁₀
D6 ₁₁
GND ₁₂
D7 ₁₃
1LE ₁₄
V_{CC 15}
V_{REF 16}
GND ₁₇
GND ₁₈
2LE ₁₉
D8 ₂₀
GND ₂₁
D9 ₂₂
D10 23
D11 24
V_CC 25
D12 26
D13 27
D14 28
GND 29
1Q14 30
2Q14 31
1Q13 32
64 ^2Q2
63 ^1Q3
62 ^GND
61 ^2Q3
60 ^1Q4
59 ^V_CC
58 ^2Q4
57 ^1Q5
56 ^GND
55 ^2Q5
54 ^1Q6
53 ^V_CC
52 ^2Q6
51 ^1Q7
50 ^GND
49 ^2Q7
48 ^2Q8
47 ^GND
46 ^1Q8
45 ^2Q9
44 ^V_CC
43 ^1Q9
42 2Q10
41 GND
40 1Q10
39 2Q11
38 V_CC
37 1Q11
36 2Q12
35 GND
34 1Q12
33 2Q13
FUNCTION TABLE
INPUTS
LE
D
OUTPUT
Q
L
H
H
L
L
L
H
X
Q0†
† _{Output level before the}
indicated steady-state input
conditions were established
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright © 1997, Texas Instruments Incorporated
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
1