English
Language : 

SN74CBTLV3861-Q1 Datasheet, PDF (1/7 Pages) Texas Instruments – LOW-VOLTAGE 10-BIT FET BUS SWITCH
SN74CBTLV3861ĆQ1
LOWĆVOLTAGE 10ĆBIT FET BUS SWITCH
D Qualification in Accordance With
AEC-Q100†
D Qualified for Automotive Applications
D Customer-Specific Configuration Control
Can Be Supported Along With
Major-Change Approval
D 5-Ω Switch Connection Between Two Ports
D Rail-to-Rail Switching on Data I/O Ports
D Ioff Supports Partial-Power-Down Mode
Operation
D Flowthrough Architecture Optimizes PCB
Layout
D Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
† Contact factory for details. Q100 qualification data available on
request.
SCDS160A − MARCH 2004 − REVISED MAY 2004
DW OR PW PACKAGE
(TOP VIEW)
NC 1
A1 2
A2 3
A3 4
A4 5
A5 6
A6 7
A7 8
A8 9
A9 10
A10 11
GND 12
24 VCC
23 OE
22 B1
21 B2
20 B3
19 B4
18 B5
17 B6
16 B7
15 B8
14 B9
13 B10
NC − No internal connection
description/ordering information
The SN74CBTLV3861 provides ten bits of high-speed bus switching. The low on-state resistance of the switch
allows connections to be made with minimal propagation delay.
The device is organized as one 10-bit bus switch. When output enable (OE) is low, the 10-bit bus switch is on,
and port A is connected to port B. When OE is high, the switch is open, and the high-impedance state exists
between the two ports.
This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that
damaging current will not backflow through the device when it is powered down. The device has isolation during
power off.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
ORDERING INFORMATION
TA
PACKAGE‡
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
−40°C to 85°C
SOIC − DW
TSSOP − PW
Tape and reel
Tape and reel
CCBTLV3861IDWRQ1
CCBTLV3861IPWRQ1
CL3861Q1
CL3861Q1
‡ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
FUNCTION TABLE
INPUT
OE
FUNCTION
L
A port = B port
H
Disconnect
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2004, Texas Instruments Incorporated
1