SN74CBTLV16235 Datasheet, PDF (1/8 Pages) Texas Instruments – LOW-VOLTAGE 18-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER

SN74CBTLV16235
LOWĆVOLTAGE 18ĆBIT 1ĆOFĆ2 FET MULTIPLEXER/DEMULTIPLEXER
D 4-Ω Switch Connection Between Two Ports
D Rail-to-Rail Switching on Data I/O Ports
D I_off Supports Partial-Power-Down Mode
Operation
D Break-Before-Make Feature
description/ordering information
The SN74CBTLV16235 is an 18-bit 1-of-2 FET
multiplexer/demultiplexer used in applications in
which two separate data paths must be
multiplexed onto, or demultiplexed from, a single
path. This device can be used for memory
interleaving, where two different banks of memory
need to be addressed simultaneously.
The device is organized as a dual 9-bit 1-of-2
multiplexer/demultiplexer with separate control
inputs. It can be used as two 9-bit
multiplexers/demultiplexers or as one 18-bit
multiplexer/demultiplexer. Two select (S0 and S1)
inputs control the data flow. When the test (T0 and
T1) inputs are asserted, port A is connected to
both ports B1 and B2. The control inputs can be
driven with a low-voltage TTL or an SSTL_3
driver.
The SN74CBTLV16235 is specified by the
break-before-make design to have no through
current when switching directions.
This device is fully specified for
partial-power-down applications using I_off. The I_off
feature ensures that damaging current will not
backflow through the device when it is powered
down. The device has isolation during power off.
SCDS060F − MARCH 1998 − REVISED OCTOBER 2003
DGG PACKAGE
(TOP VIEW)
1A ₁
2B1 ₂
2B2 ₃
3A ₄
4B1 ₅
4B2 ₆
5A ₇
6B1 ₈
6B2 ₉
7A ₁₀
8B1 ₁₁
8B2 ₁₂
GND ₁₃
V_{CC 14}
9A 15
10B1 ₁₆
10B2 ₁₇
11A 18
12B1 19
12B2 20
13A 21
14B1 22
14B2 23
15A 24
16B1 25
16B2 26
17A 27
18B1 28
18B2 29
GND 30
T0 31
T1 32
64 ^1B1
63 ^1B2
62 ^2A
61 ^3B1
60 ^3B2
59 ^4A
58 ^5B1
57 ^5B2
56 ^6A
55 ^7B1
54 ^7B2
53 ^8A
52 ^GND
51 ^VCC
50 9B1
49 ^9B2
48 ^10A
47 11B1
46 11B2
45 12A
44 13B1
43 13B2
42 14A
41 15B1
40 15B2
39 16A
38 17B1
37 17B2
36 18A
35 GND
34 S0
33 S1
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
−40°C to 85°C TSSOP − DGG Tape and reel SN74CBTLV16235GR
† _{Package drawings, standard packing quantities, thermal data, symbolization, and PCB design}
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2003, Texas Instruments Incorporated
1