SN74BCT2241 Datasheet, PDF (1/10 Pages) Texas Instruments – OCTAL BUFFER AND LINE/MOS DRIVER WITH 3-STATE OUTPUTS

D Operating Voltage Range of 4.5 V to 5.5 V
D State-of-the-Art BiCMOS Design
Significantly Reduces I_CCZ
D Output Ports Have Equivalent 33-Ω Series
Resistors, So No External Resistors Are
Required
D 3-State Outputs Drive Bus Lines or Buffer
Memory Address Registers
D ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
description/ordering information
SN74BCT2241
OCTAL BUFFER AND LINE/MOS DRIVER
WITH 3-STATE OUTPUTS
SCBS035D – SEPTEMBER 1988 – REVISED MARCH 2003
DW, N OR NS PACKAGE
(TOP VIEW)
1OE ¹
1A1 ²
2Y4 ³
1A2 ⁴
2Y3 ⁵
1A3 ⁶
2Y2 ⁷
1A4 ⁸
2Y1 ⁹
GND ¹⁰
20 V_CC
19 2OE
18 1Y1
17 2A4
16 _1Y2
15 2A3
14 _1Y3
13 _2A2
12 _1Y4
11 _2A1
This SN74BCT2241 is designed specifically to
improve both the performance and density of
3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Together with the
’BCT2240 and ’BCT2244 devices, this device provides the choice of selected combinations of inverting and
noninverting outputs, symmetrical active-low output-enable (OE) inputs, and complementary OE and OE
inputs. This device features high fan-out and improved fan-in.
To ensure the high-impedance state during power up or power down, OE should be tied to V_CC through a pullup
resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is
determined by the current-sinking/current-sourcing capability of the driver.
The outputs, which are designed to source or sink up to 12 mA, include 33-Ω series resistors to reduce overshoot
and undershoot.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP – N
Tube
SN74BCT2241N
SN74BCT2241N
0°C to 70°C
SOIC – DW
Tube
Tape and reel
SN74BCT2241DW
SN74BCT2241DWR
BCT2241
SOP – NS
Tape and reel SN74BCT2241NSR
BCT2241
† _{Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are}
available at www.ti.com/sc/package.
FUNCTION TABLES
INPUTS
1OE 1A
OUTPUT
1Y
L
H
H
L
L
L
H
X
Z
INPUTS
2OE 2A
H
H
H
L
L
X
OUTPUT
2Y
H
L
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2003, Texas Instruments Incorporated
1