SN74AVC32373 Datasheet, PDF (1/10 Pages) Texas Instruments – 1.2-V/3.3-V 32-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN74AVC32373
1.2-V/3.3-V 32-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS
SCES327 – APRIL 2000
D Member of the Texas Instruments
Widebus ™ Family
D EPIC™ (Enhanced-Performance Implanted
CMOS) Submicron Process
D DOC™ (Dynamic Output Control) Circuit
Dynamically Changes Output Impedance,
Resulting in Noise Reduction Without
Speed Degradation
D Dynamic Drive Capability Is Equivalent to
Standard Outputs With I_OH and I_OL of
±24 mA at 2.5-V V_CC
D Overvoltage-Tolerant Inputs/Outputs Allow
Mixed-Voltage-Mode Data Communications
D I_off Supports Partial-Power-Down Mode
Operation
D ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
D Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D Packaged in Plastic Fine-Pitch Ball Grid
Array Package
description
A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output
impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1
shows typical V_OL vs I_OL and V_OH vs I_OH curves to illustrate the output impedance and drive capability of the
circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is
equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC
Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™)
Circuitry Technology and Applications, literature number SCEA009.
3.2 _{TA = 25°C}
2.8 ^{Process = Nominal}
2.4
2.0
VCC = 3.3 V
TA = 25°C
2.8 Process = Nominal
2.4
2.0
1.6
VCC = 2.5 V
1.2
VCC = 1.8 V
0.8
0.4
0 17 34 51 68 85 102 119 136 153 170
IOL – Output Current – mA
1.6
1.2
0.8
VCC = 3.3 V
0.4
VCC = 2.5 V
VCC = 1.8 V
–160 –144 –128 –112 –96 –80 –64 –48 –32 –16 0
IOH – Output Current – mA
Figure 1. Output Voltage vs Output Current
This 32-bit transparent D-type latch with is operational from 1.2-V or 3.6-V V_CC, but is designed specifically for
1.65-V to 3.6-V V_CC operation.
The SN74AVC32373 can be used as four 8-bit latches, two 16-bit latches, or one 32-bit latch. When the
latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs
are latched at the levels set up at the D inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high
or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive
the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines
without interface or pullup components.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
DOC, EPIC, and Widebus are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright © 2000, Texas Instruments Incorporated
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
1