English
Language : 

SN74AUP3G07 Datasheet, PDF (1/13 Pages) Texas Instruments – LOW-POWER TRIPLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS
SN74AUP3G07
www.ti.com
SCES780A – DECEMBER 2009 – REVISED DECEMBER 2009
LOW-POWER TRIPLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS
Check for Samples: SN74AUP3G07
FEATURES
1
• Available in the Texas Instruments NanoStar™
Package
• Low Static-Power Consumption
(ICC = 0.9 μA Maximum)
• Low Dynamic-Power Consumption
(Cpd = 4.3 pF Typ at 3.3 V)
• Low Input Capacitance (Ci = 1.5 pF Typical)
• Low Noise – Overshoot and Undershoot
<10% of VCC
• Ioff Supports Partial-Power-Down Mode
Operation
• Wide Operating VCC Range of 0.8 V to 3.6 V
• Optimized for 3.3-V Operation
• 3.6-V I/O Tolerant to Support Mixed-Mode
Signal Operation
• tpd = 4.3 ns Maximum at 3.3 V
• Suitable for Point-to-Point Applications
• Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
• ESD Performance Tested Per JESD 22
– 2000-V Human-Body Model
(A114-B, Class II)
– 1000-V Charged-Device Model (C101)
DCU PACKAGE
(TOP VIEW)
1A 1
3Y 2
8
V
CC
7 1Y
2A 3
6 3A
GND 4
5 2Y
DQE PACKAGE
(TOP VIEW)
1A 1
3Y 2
2A 3
V 8
CC
7 1Y
6 3A
GND 4
5 2Y
RSE PACKAGE
(TOP VIEW)
V
CC
1Y 1 8 7 1A
3A 2
6 3Y
YFP PACKAGE
(TOP VIEW)
1A
3Y
2A
GND
A1 1 8 A2
B1 2 7 B2
C1 3 6 C2
D1 4 5 D2
V
CC
1Y
3A
2Y
See mechanical drawings for dimensions.
2Y 3 4 5 2A
GND
DESCRIPTION/ORDERING INFORMATION
The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable
applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range
of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal
integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).
Static-Power Consumption
Dynamic-Power Consumption
(µA)
(pF)
100%
100%
3.5
Switching Characteristics
at 25 MHz(A)
80%
60%
40%
20%
3.3-V
Logic(A)
80%
60%
40%
20%
3.3-V
Logic(A)
3.0
2.5
2.0 Input
1.5
1.0
0.5
Output
0%
AAUUPP
0%
AUP
(A)
Single, dual, and triple gates
0.0
-0.5
0
5 10 15 20 25 30 35 40 45
Time (ns)
Figure 1. AUP – The Lowest-Power Family
(A) SN74AUP3Gxx data at CL = 15 pF.
Figure 2. Excellent Signal Integrity
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2009, Texas Instruments Incorporated