English
Language : 

SN74AUP1G02_08 Datasheet, PDF (1/16 Pages) Texas Instruments – LOW-POWER SINGLE 2-INPUT POSITIVE-NOR GATE
www.ti.com
SN74AUP1G02
LOW-POWER SINGLE 2-INPUT POSITIVE-NOR GATE
SCES568D – JUNE 2004 – REVISED MAY 2007
FEATURES
• Available in the Texas Instruments
NanoFree™ Package
• Low Static-Power Consumption
(ICC = 0.9 µA Max)
• Low Dynamic-Power Consumption
(Cpd = 4.3 pF Typ at 3.3 V)
• Low Input Capacitance (Ci = 1.5 pF Typ)
• Low Noise – Overshoot and Undershoot
<10% of VCC
• Ioff Supports Partial-Power-Down Mode
Operation
• Input Hysteresis Allows Slow Input Transition
and Better Switching-Noise Immunity at the
Input (Vhys = 250 mV Typ at 3.3 V)
• Wide Operating VCC Range of 0.8 V to 3.6 V
• Optimized for 3.3-V Operation
• 3.6-V I/O Tolerant to Support Mixed-Mode
Signal Operation
• tpd = 4.5 ns Max at 3.3 V
• Suitable for Point-to-Point Applications
• Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
• ESD Performance Tested Per JESD 22
– 2000-V Human-Body Model
(A114-B, Class II)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
• ESD Protection Exceeds ±5000 V With
Human-Body Model
A
B
GND
A
VCC
B
GND
Y
VCC
A
B
VCC
GND
Y
Y
DRY PACKAGE
(TOP VIEW)
YZP PACKAGE
(BOTTOM VIEW)
GNDABPR321EVI465EWVYNCCC
GND
B
A
34
2
15
Y
VCC
YFP PACKAGE
(BOTTOM VIEW)
GNPDABRE123V654 IEVYDWCNCU
See mechanical drawings for dimensions.
NC - No internal connection
DNU - Do not use
DESCRIPTION/ORDERING INFORMATION
The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable
applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range
of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal
integrity (see Figure 1 and Figure 2).
This single 2-input positive-NOR gate performs the Boolean function Y = A + B or Y = A • B in positive logic.
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoFree is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2004–2007, Texas Instruments Incorporated