English
Language : 

SN74AUC1G08_10 Datasheet, PDF (1/14 Pages) Texas Instruments – SINGLE 2-INPUT POSITIVE-AND GATE
www.ti.com
SN74AUC1G08
SINGLE 2-INPUT POSITIVE-AND GATE
SCES374O – SEPTEMBER 2001 – REVISED APRIL 2007
FEATURES
• Available in the Texas Instruments
NanoFree™ Package
• Optimized for 1.8-V Operation and Is 3.6-V I/O
Tolerant to Support Mixed-Mode Signal
Operation
• Ioff Supports Partial-Power-Down Mode
Operation
• Sub-1-V Operable
• Max tpd of 2.4 ns at 1.8 V
DBV PACKAGE
(TOP VIEW)
• Low Power Consumption, 10-µA Max ICC
• ±8-mA Output Drive at 1.8 V
• Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
• ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
DCK PACKAGE
(TOP VIEW)
DRL PACKAGE
(TOP VIEW)
A
1
5
VCC
A
1
5
VCC
A1
5 VCC
B
2
B2
B
2
GND 3 4 Y
GND
3
4Y
GND
3
4
Y
DRY PACKAGE
(TOP VIEW)
YZP PACKAGE
(BOTTOM VIEW)
GNBADPR321EVI465EWNVYCCC
GND 3 4 Y
B2
A 1 5 VCC
See mechanical drawings for dimensions.
NC – No internal connection
DESCRIPTION/ORDERING INFORMATION
This single 2-input positive-AND gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V
to 1.95-V VCC operation.
The SN74AUC1G08 performs the Boolean function Y + A • B or Y + A ) B in positive logic.
TA
–40°C to 85°C
ORDERING INFORMATION
PACKAGE (1) (2)
ORDERABLE PART NUMBER TOP-SIDE MARKING(3)
NanoFree™ – WCSP (DSBGA)
0.23-mm Large Bump – YZP (Pb-free)
Reel of 3000
SN74AUC1G08YZPR
_ _ _UE_
SON – DRY
Reel of 5000 SN74AUC1G08DRYR
PREVIEW
SOT (SOT-23) – DBV
Reel of 3000 SN74AUC1G08DBVR
U08_
SOT (SC-70) – DCK
Reel of 3000 SN74AUC1G08DCKR
UE_
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
(3) DBV/DCK/DRY: The actual top-side marking has one additional character that designates the assembly/test site.
YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate the assembly/test site.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoFree is a trademark of Texas Instruments.
UNLESS OTHERWISE NOTED this document contains
PRODUCTION DATA information current as of publication date.
Products conform to specifications per the terms of Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2001–2007, Texas Instruments Incorporated