SN74ALVCHG162280 Datasheet, PDF(1/9 Page) Texas Instruments – 16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SN74ALVCHG162280 Datasheet, PDF (1/9 Pages) Texas Instruments – 16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS

SN74ALVCHG162280

16-BIT TO 32-BIT REGISTERED BUS EXCHANGER

WITH BYTE MASKS AND 3-STATE OUTPUTS

SCES093C â FEBRUARY 1997 â REVISED JUNE 1999

D Member of the Texas Instruments

Widebus â¢ Family

D EPICâ¢ (Enhanced-Performance Implanted

CMOS) Sub-Micron Process

D A-Port Outputs Have Equivalent 50-â¦

Series Resistors and B-Port Outputs Have

Equivalent 20-â¦ Series Resistors, So No

External Resistors Are Required

D ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

D Latch-Up Performance Exceeds 250 mA Per

JESD 17

D Bus-Hold On Data Inputs Eliminates the

Need for External Pullup/Pulldown

Resistors

D Packaged in Thin Very Small-Outline

Package

NOTE: For order entry:

The DBB package is abbreviated to G.

For tape and reel:

The DBBR package is abbreviated to GR.

description

The SN74ALVCHG162280 is a 16-bit to 32-bit

registered bus exchanger. This device is intended

for use in applications where data must be

transferred from a narrow high-speed bus to a

wide lower-frequency bus. It is designed

specifically for low-voltage (3.3-V) VCC operation.

The device provides synchronous data exchange

between the two ports, A and B. Data is stored in

the internal registers on the low-to-high transition

of the clock (CLK) input. For data transfer in the

B-to-A direction, the select (SEL) input selects 1B

or 2B data for the A outputs.

For data transfer in the A-to-B direction, a

two-stage pipeline is provided in the 1B path, with

a single storage register in the 2B path. Data flow

is controlled by the active-low output-enable (OE)

and direction-control (DIR) inputs. DIR is

registered to synchronize the bus direction

changes with the clock.

DBB PACKAGE

(TOP VIEW)

VCC 1

GND 2

2B7 3

1B7 4

2B6 5

GND 6

1B6 7

2B5 8

1B5 9

VCC 10

2B4 11

1B4 12

2B3 13

1B3 14

GND 15

2B2 16

1B2 17

2B1 18

1B1 19

VCC 20

GND 21

2D2 22

1D2 23

2D1 24

1D1 25

VCC 26

C1 27

C2 28

A1 29

GND 30

A2 31

A3 32

A4 33

VCC 34

A5 35

A6 36

A7 37

GND 38

CLK 39

SEL 40

80 VCC

79 GND

78 1B8

77 2B8

76 1B9

75 GND

74 2B9

73 1B10

72 2B10

71 VCC

70 1B11

69 2B11

68 1B12

67 2B12

66 GND

65 1B13

64 2B13

63 1B14

62 2B14

61 VCC

60 GND

59 1B15

58 2B15

57 1B16

56 2B16

55 VCC

54 A16

53 A15

52 A14

51 GND

50 A13

49 A12

48 A11

47 VCC

46 A10

45 A9

44 A8

43 GND

42 OE

41 DIR

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

â¢ POST OFFICE BOX 655303 DALLAS, TEXAS 75265

▷