SN74ABT7819 Datasheet, PDF (1/20 Pages) Texas Instruments – 512 × 18 × 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

SN74ABT7819
512 × 18 × 2
CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SCBS125G – JULY 1992 – REVISED JULY 1998
D Member of the Texas Instruments
Widebus™ Family
D Free-Running CLKA and CLKB Can Be
Asynchronous or Coincident
D Read and Write Operations Synchronized
to Independent System Clocks
D Two Separate 512 × 18 Clocked FIFOs
Buffering Data in Opposite Directions
D IRA and ORA Synchronized to CLKA
D IRB and ORB Synchronized to CLKB
D Microprocessor Interface Control Logic
D Programmable Almost-Full/Almost-Empty
Flag
D Fast Access Times of 9 ns With a 50-pF
Load and Simultaneous Switching Data
Outputs
D Data Rates up to 100 MHz
D Advanced BiCMOS Technology
D Package Options Include 80-Pin Quad Flat
(PH) and 80-Pin Thin Quad Flat (PN)
Packages
PH PACKAGE
(TOP VIEW)
RSTA
PENA
AF/AEA
HFA
IRA
GND
A0
A1
V_CC
A2
A3
GND
A4
A5
GND
A6
A7
GND
A8
A9
V_CC
A10
A11
GND
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65
1
64
2
63
3
62
4
61
5
60
6
59
7
58
8
57
9
56
10
55
11
54
12
53
13
52
14
51
15
50
16
49
17
48
18
47
19
46
20
45
21
44
22
43
23
42
24
41
25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
RSTB
PENB
AF/AEB
HFB
IRB
GND
B0
B1
V_CC
B2
B3
GND
B4
B5
GND
B6
B7
GND
B8
B9
V_CC
B10
B11
GND
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright © 1998, Texas Instruments Incorporated
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
1