SN74ABT3613 Datasheet, PDF (1/32 Pages) Texas Instruments – 64 × 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING

SN74ABT3613
64 × 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
WITH BUS MATCHING AND BYTE SWAPPING
SCBS128F – JULY 1992 – REVISED APRIL 1998
D Low-Power Advanced BiCMOS Technology
D Free-Running CLKA and CLKB Can Be
Asynchronous or Coincident
D 64 × 36 FIFO Buffering Data From Port A to
Port B
D Mailbox-Bypass Registers in Each
Direction
D Dynamic Port-B Bus Sizing of 36 Bits (Long
Word), 18 Bits (Word), and 9 Bits (Byte)
D Selection of Big- or Little-Endian Format for
Word and Byte Bus Sizes
D Three Modes of Byte-Order Swapping on
Port B
D Programmable Almost-Full and
Almost-Empty Flags
D Microprocessor Interface Control Logic
D FF and AF Flags Synchronized by CLKA
D EF and AE Flags Synchronized by CLKB
D Passive Parity Checking on Each Port
D Parity Generation Can Be Selected for Each
Port
D Supports Clock Frequencies up to 67 MHz
D Fast Access Times of 10 ns
D Package Options Include 120-Pin Thin
Quad Flat (PCB) and 132-Pin Quad Flat
(PQ) Packages
description
The SN74ABT3613 is a high-speed, low-power BiCMOS clocked FIFO memory. It supports clock frequencies
up to 67 MHz and has read-access times as fast as 10 ns. A 64 × 36 dual-port SRAM FIFO in this device buffers
data from port A to port B. The FIFO has flags to indicate empty and full conditions and two programmable flags
(almost full and almost empty) to indicate when a selected number of words is stored in memory. FIFO data on
port B can be output in 36-bit, 18-bit, and 9-bit formats, with a choice of big- or little-endian configurations. Three
modes of byte-order swapping are possible with any bus-size selection. Communication between each port can
bypass the FIFO via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has
been stored. Parity is checked passively on each port and can be ignored if not desired. Parity generation can
be selected for data read from each port.
The SN74ABT3613 is a clocked FIFO, which means each port employs a synchronous interface. All data
transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable
signals. The continuous clocks for each port are independent of one another and can be asynchronous or
coincident. The enables for each port are arranged to provide a simple interface between microprocessors
and/or buses controlled by a synchronous interface.
The full flag (FF) and almost-full (AF) flag of a FIFO are two-stage synchronized to the port clock that writes data
to its array. The empty flag (EF) and almost-empty (AE) flag of a FIFO are two-stage synchronized to the port
clock that reads data from its array.
The SN74ABT3613 is characterized for operation from 0°C to 70°C.
For more information on this device family, see the following application reports:
D FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control
(literature number SCAA007)
D Advanced Bus-Matching/Byte-Swapping Features for Internetworking FIFO Applications
(literature number SCAA014)
D Parity-Generate and Parity-Check Features for High-Bandwidth-Computing FIFO Applications
(literature number SCAA015)
D Internetworking the SN74ABT3614 (literature number SCAA018)
D Metastability Performance of Clocked FIFOs (literature number SCZA004)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright © 1998, Texas Instruments Incorporated
1