SN54LV125A Datasheet, PDF (1/17 Pages) Texas Instruments – QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SN54LV125A, SN74LV125A
QUADRUPLE BUS BUFFER GATES
WITH 3ĆSTATE OUTPUTS
SCES124L − DECEMBER 1997 − REVISED APRIL 2005
D 2-V to 5.5-V V_CC Operation
D Max t_pd of 6 ns at 5 V
D Typical V_OLP (Output Ground Bounce)
<0.8 V at V_CC = 3.3 V, T_A = 25°C
D Typical V_OHV (Output V_OH Undershoot)
>2.3 V at V_CC = 3.3 V, T_A = 25°C
D Support Mixed-Mode Voltage Operation on
All Ports
D I_off Supports Partial-Power-Down Mode
Operation
D Latch-Up Performance Exceeds 250 mA Per
JESD 17
D ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
SN54LV125A . . . J OR W PACKAGE
SN74LV125A . . . D, DB, DGV, N, NS,
OR PW PACKAGE
(TOP VIEW)
SN74LV125A . . . RGY PACKAGE
(TOP VIEW)
SN54LV125A . . . FK PACKAGE
(TOP VIEW)
1OE 1
1A 2
1Y 3
2OE 4
2A 5
2Y ⁶
GND ⁷
14 V_CC
13 4OE
12 4A
11 4Y
10 3OE
9 _3A
8 _3Y
1
1A 2
1Y 3
2OE 4
2A 5
2Y 6
7
14
13 4OE
12 4A
11 4Y
10 3OE
9 3A
8
1Y
NC
2OE
NC
2A
3 2 1 20 19
4
18
5
17
6
16
7
15
8
14
9 10 11 12 13
4A
NC
4Y
NC
3OE
description/ordering information
NC − No internal connection
The ‘LV125A quadruple bus buffer gates are designed for 2-V to 5.5-V V_CC operation.
These devices feature independent line drivers with 3-state outputs. Each output is disabled when the
associated output-enable (OE) input is high.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP − N
Tube of 25
SN74LV125AN
SN74LV125AN
QFN − RGY
Reel of 1000 SN74LV125ARGYR LV125A
SOIC − D
Tube of 50
Reel of 2500
SN74LV125AD
SN74LV125ADR
LV125A
−40°C to 85°C
SOP − NS
SSOP − DB
Reel of 2000
Reel of 2000
SN74LV125ANSR
SN74LV125ADBR
74LV125A
LV125A
Tube of 90
SN74LV125APW
TSSOP − PW
Reel of 2000
Reel of 250
SN74LV125APWR
SN74LV125APWT
LV125A
TVSOP − DGV Reel of 2000 SN74LV125ADGVR LV125A
CDIP − J
Tube of 25
SNJ54LV125AJ
SNJ54LV125AJ
−55°C to 125°C CFP − W
Tube of 150
SNJ54LV125AW
SNJ54LV125AW
LCCC − FK
Tube of 55
SNJ54LV125AFK
SNJ54LV125AFK
† _{Package drawings, standard packing quantities, thermal data, symbolization, and PCB design}
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2005, Texas Instruments Incorporated
1