SN54LV11A_08 Datasheet, PDF (1/15 Pages) Texas Instruments – TRIPLE 3-INPUT POSITIVE-AND GATES

SN54LV11A, SN74LV11A
TRIPLE 3ĆINPUT POSITIVEĆAND GATES
D 2-V to 5.5-V V_CC Operation
D Max t_pd of 7 ns at 5 V
D Typical V_OLP (Output Ground Bounce)
<0.8 V at V_CC = 3.3 V, T_A = 25°C
D Typical V_OHV (Output V_OH Undershoot)
>2.3 V at V_CC = 3.3 V, T_A = 25°C
D Support Mixed-Mode Voltage Operation on
All Ports
D I_off Supports Partial-Power-Down Mode
Operation
D Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
description/ordering information
These triple 3-input positive-AND gates are
designed for 2-V to 5.5-V V_CC operation.
The ’LV11A devices perform the Boolean function
Y + A • B • C or Y + A ) B ) C in positive
logic.
These devices are fully specified for
partial-power-down applications using I_off. The I_off
circuitry disables the outputs, preventing
damaging current backflow through the devices
when they are powered down.
SCES345D − DECEMBER 2000 − REVISED APRIL 2005
SN54LV11A . . . J OR W PACKAGE
SN74LV11A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
1A 1
1B 2
2A 3
2B 4
2C 5
2Y 6
GND 7
14 V_CC
13 1C
12 1Y
11 3C
10 3B
9 3A
8 3Y
SN54LV11A . . . FK PACKAGE
(TOP VIEW)
2A
3 2 1 20 19
4
18
1Y
NC 5
17 NC
2B 6
16 3C
NC 7
15 NC
2C 8
14 3B
9 10 11 12 13
NC − No internal connection
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
SOIC − D
Tube of 50
Reel of 2500
SN74LV11AD
SN74LV11ADR
LV11A
SOP − NS
Reel of 2000 SN74LV11ANSR
74LV11A
−40°C to 85°C
SSOP − DB
Reel of 2000
Tube of 90
SN74LV11ADBR
SN74LV11APW
LV11A
TSSOP − PW
Reel of 2000
Reel of 250
SN74LV11APWR
SN74LV11APWT
LV11A
TVSOP − DGV Reel of 2000 SN74LV11ADGVR
LV11A
CDIP − J
Tube of 25
SNJ54LV11AJ
SNJ54LV11AJ
−55°C to 125°C CFP − W
Tube of 150
SNJ54LV11AW
SNJ54LV11AW
LCCC − FK
Tube of 55
SNJ54LV11AFK
SNJ54LV11AFK
† _{Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines}
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2005, Texas Instruments Incorporated
1