SN54AHCT245 Datasheet, PDF (1/19 Pages) Texas Instruments – OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54AHCT245, SN74AHCT245
OCTAL BUS TRANSCEIVERS
WITH 3ĆSTATE OUTPUTS
SCLS233N − OCTOBER 1995 − REVISED MARCH 2005
D Inputs Are TTL-Voltage Compatible
D Latch-Up Performance Exceeds 250 mA Per
JESD 17
D ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
SN54AHCT245 . . . J OR W PACKAGE
SN74AHCT245 . . . DB, DGV, DW, N, NS,
OR PW PACKAGE
(TOP VIEW)
SN74AHCT245 . . . RGY PACKAGE
(TOP VIEW)
SN54AHCT245 . . . FK PACKAGE
(TOP VIEW)
DIR 1
A1 2
A2 3
A3 4
A4 5
A5 6
A6 7
A7 8
A8 9
GND ¹⁰
20 V_CC
19 OE
18 B1
17 B2
16 B3
15 B4
14 B5
13 B6
12 B7
11 _B8
1
A1 2
A2 3
A3 4
A4 5
A5 6
A6 7
A7 8
A8 9
10
20
19 OE
18 B1
17 B2
16 B3
15 B4
14 B5
13 B6
12 B7
11
A3
3 2 1 20 19
4
18
B1
A4 5
17 B2
A5 6
16 B3
A6 7
15 B4
A7 8
14 B5
9 10 11 12 13
description/ordering information
These octal bus transceivers are designed for asynchronous two-way communication between data buses. The
control-function implementation minimizes external timing requirements.
The ’AHCT245 devices allow data transmission from the A bus to the B bus or from the B bus to the A bus,
depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to
disable the device so that the buses effectively are isolated.
To ensure the high-impedance state during power up or power down, OE should be tied to V_CC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP − N
Tube
SN74AHCT245N
SN74AHCT245N
QFN − RGY
Tape and reel SN74AHCT245RGYR HB245
SOIC − DW
Tube
Tape and reel
SN74AHCT245DW
SN74AHCT245DWR
AHCT245
−40°C to 85°C
SOP − NS
SSOP − DB
Tape and reel
Tape and reel
SN74AHCT245NSR
SN74AHCT245DBR
AHCT245
HB245
TSSOP − PW
Tube
Tape and reel
SN74AHCT245PW
SN74AHCT245PWR
HB245
TVSOP − DGV Tape and reel SN74AHCT245DGVR HB245
CDIP − J
Tube
SNJ54AHCT245J
SNJ54AHCT245J
−55°C to 125°C CFP − W
Tube
SNJ54AHCT245W
SNJ54AHCT245W
LCCC − FK
Tube
SNJ54AHCT245FK SNJ54AHCT245FK
† _{Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines}
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2005, Texas Instruments Incorporated
On products compliant to MILĆPRFĆ38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
1