SN54AHCT16540 Datasheet, PDF (1/6 Pages) Texas Instruments – 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54AHCT16540, SN74AHCT16540
16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCLS338H – MARCH 1996 – REVISED JANUARY 2000
D Members of the Texas Instruments
Widebus ™ Family
D EPIC ™ (Enhanced-Performance Implanted
CMOS) Process
D Inputs Are TTL-Voltage Compatible
D Distributed V_CC and GND Pins Minimize
High-Speed Switching Noise
D Flow-Through Architecture Optimizes PCB
Layout
D Latch-Up Performance Exceeds 250 mA Per
JESD 17
D ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
D Package Options Include Plastic Shrink
Small-Outline (DL), Thin Shrink
Small-Outline (DGG), and Thin Very
Small-Outline (DGV) Packages and 380-mil
Fine-Pitch Ceramic Flat (WD) Package
Using 25-mil Center-to-Center Spacings
description
These 16-bit buffers and bus drivers provide a
high-performance bus interface for wide data
paths.
The 3-state control gate is a 2-input AND gate with
active-low inputs so that if either output-enable
(OE1 or OE2) input is high, all corresponding
outputs are in the high-impedance state.
SN54AHCT16540 . . . WD PACKAGE
SN74AHCT16540 . . . DGG, DGV, OR DL PACKAGE
(TOP VIEW)
1OE1 ¹
1Y1 ²
1Y2 ³
GND ⁴
1Y3 ⁵
1Y4 ⁶
V_CC ⁷
1Y5 ⁸
1Y6 ⁹
GND ¹⁰
1Y7 ¹¹
1Y8 ¹²
2Y1 ¹³
2Y2 ¹⁴
GND ¹⁵
2Y3 ¹⁶
2Y4 ¹⁷
V_CC ¹⁸
2Y5 ¹⁹
2Y6 ²⁰
GND ²¹
2Y7 ²²
2Y8 ²³
2OE1 ²⁴
48 _1OE2
47 _1A1
46 _1A2
45 _GND
44 _1A3
43 _1A4
42 _VCC
41 _1A5
40 _1A6
39 _GND
38 _1A7
37 _1A8
36 _2A1
35 _2A2
34 _GND
33 _2A3
32 _2A4
31 _VCC
30 _2A5
29 _2A6
28 _GND
27 _2A7
26 _2A8
25 _2OE2
To ensure the high-impedance state during power up or power down, OE should be tied to V_CC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN54AHCT16540 is characterized for operation over the full military temperature range of –55°C to 125°C.
The SN74AHCT16540 is characterized for operation from –40°C to 85°C.
FUNCTION TABLE
(each 8-bit buffer/driver)
INPUTS
OE1 OE2 A
OUTPUT
Y
L
L
L
H
L
L
H
L
H
X
X
Z
X
H
X
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC and Widebus are trademarks of Texas Instruments Incorporated.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright © 2000, Texas Instruments Incorporated
1