SN54AHC74_06 Datasheet, PDF (1/21 Pages) Texas Instruments – DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54AHC74, SN74AHC74
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLEAR AND PRESET
SCLS255J – DECEMBER 1995 – REVISED JULY 2003
D Operating Range 2-V to 5.5-V V_CC
D Latch-Up Performance Exceeds 250 mA Per
JESD 17
D ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
SN54AHC74 . . . J OR W PACKAGE
SN74AHC74 . . . D, DB, DGV, N, NS,
OR PW PACKAGE
(TOP VIEW)
SN74AHC74 . . . RGY PACKAGE
(TOP VIEW)
SN54AHC74 . . . FK PACKAGE
(TOP VIEW)
1CLR 1
1D 2
1CLK 3
1PRE 4
1Q 5
1Q ⁶
GND ⁷
14 V_CC
13 2CLR
12 2D
11 2CLK
10 2PRE
9 _2Q
8 _2Q
1
1D 2
1CLK 3
1PRE 4
1Q 5
1Q 6
7
14
13 2CLR
12 2D
11 2CLK
10 2PRE
9 2Q
8
1CLK
NC
1PRE
NC
1Q
3 2 1 20 19
4
18
5
17
6
16
7
15
8
14
9 10 11 12 13
2D
NC
2CLK
NC
2PRE
NC – No internal connection
description/ordering information
The ’AHC74 dual positive-edge-triggered devices are D-type flip-flops.
A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the
other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time
requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs
at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval,
data at the D input can be changed without affecting the levels at the outputs.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
QFN – RGY
Tape and reel SN74AHC74RGYR
HA74
PDIP – N
Tube
SN74AHC74N
SN74AHC74N
–40°C to 85°C
SOIC – D
SOP – NS
Tube
Tape and reel
Tape and reel
SN74AHC74D
SN74AHC74DR
SN74AHC74NSR
AHC74
AHC74
SSOP – DB
Tape and reel SN74AHC74DBR
HA74
TSSOP – PW
Tube
Tape and reel
SN74AHC74PW
SN74AHC74PWR
HA74
TVSOP – DGV
Tape and reel SN74AHC74DGVR
HA74
CDIP – J
Tube
SNJ54AHC74J
SNJ54AHC74J
–55°C to 125°C CFP – W
Tube
SNJ54AHC74W
SNJ54AHC74W
LCCC – FK
Tube
SNJ54AHC74FK
SNJ54AHC74FK
† _{Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines}
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright  2003, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
1