English
Language : 

SLTS027B Datasheet, PDF (1/6 Pages) Texas Instruments – Single Device: 5V Input Complimentary Dual Output:
PT5060 Series
9-W +5V-Input Dual-Output
Integrated Switching Regulator
SLTS027B
(Revised 12/19/2001)
Features
• Single Device: +5V Input
• Complimentary Dual Output:
±12V, ±15V
• Wide Input Voltage Range
• 85% Efficiency
• Adjustable Output Voltage
• Laser-trimmed
Description
The PT5060 series of dual-output
Integrated Switching Regulators (ISRs)
provide a complimentary ±12V or ±15V
from a single +5V input. Applications
include systems that require power for
analog interface circuitry, such as D/A
and A/D converters, and Op Amps. The
output voltage can be adjusted with an
external resistor. These ISRs are made
available in a 12-pin single in-line pin
(SIP) package. Note that these modules
are are not short-circuit protected.
Standard Application
V in
3,4,5
COM
11
PT5060
2,6,7
1
8,9,10
C1
+
100 µF
C1 = Required 100µF electrolytic
Vo adj
–Vo2
+Vo1
COM
Pin-Out Information
Pin Function
1
–Vo2
2
GND
3
Vin
4
Vin
5
Vin
6
GND
7
GND
8
+Vo1
9
+Vo1
10 +Vo1
11 Vo Adj
12 Do Not Connect
Specifications (Unless otherwise stated, Ta =25°C, Vin =+5V, Io =Iomax, C1 =100µF)
Characteristics
Symbol
Conditions
Output Current
Io
Current Limit
Inrush Current
Input Voltage Range
Output Voltage Tolerance
Line Regulation
Load Regulation
Vo Ripple (pk-pk)
Transient Response
Efficiency
Switching Frequency
Operating Temperature Range
Storage Temperature
Mechanical Shock
Mechanical Vibration
Weight
Ilim
Iir
ttr
Vin
∆Vo
Regline
Regload
Vn
ttr
Vos
η
ƒs
Ta
Ts
Over Vin range
Vo1 = +12V
Vo2 = –12V
Vo1 = +15V
Vo2 = –15V
On start up
Over Io range
Over Vin and Io ranges
Ta= 0°C to SOA limit (3)
Over Vin range
0.1 ≤ Io ≤ Iomax
20MHz bandwidth
25% load change
Vo over/undershoot
Io=0.2A each output
Over Vin and Io ranges
—
+Vo1
–Vo2
+Vo1
–Vo2
Per Mil-STD-883D, Method 2002.3,
1 msec, Half Sine, mounted to a fixture
—
Per Mil-STD-883D, Method 2007.2
20-2000 Hz, Soldered in a PC board
—
Notes: (1) Do not operate thes negative output rail of these ISRs below the minimum load.
(2) ISRs based on a boost topology are not short-circuit protected.
(3) The inrush current stated is above the normal input current for the associated output load.
(4) See Safe Operating Area curves or consult the factory for the appropriate derating.
Ordering Information
PT5061¨ = ±12 Volts
PT5062¨ = ±15 Volts
PT Series Suffix (PT1234 x )
Case/Pin
Configuration
Order Package
Suffix Code *
Vertical
N
Horizontal
A
SMD
C
Vertical, Side Tabs
R
Horizontal, Side Tabs G
SMD, Side Tabs
B
(ECD)
(ECA)
(ECC)
(ECE)
(ECG)
(ECK)
* Previously known as package style 300.
(Reference the applicable package code drawing
for the dimensions and PC board layout)
PT5060 SERIES
Min
Typ
Max
0.05
—
0.50
0.05 (1) —
0.25
0.05
—
0.40
0.05 (1) —
0.20
—
150 (2)
—
—
5.5 (3)
—
—
2
—
4.75
—
+Vo –1
—
±1.5
±3.0
—
±5
±10
—
±0.5
±1.0
—
±0.5
±1.0
—
±1.5
±3
—
±2
±3
—
100
—
—
3
5
—
85
—
—
650
—
0
—
+85 (4)
–40
—
+125
500
—
G’s
15
—
G’s
—
6.5
—
Units
A
A
%Iomax
A
mSec
V
%Vo
%Vo
%Vo
%Vo
µSec
%Vo
%
kHz
°C
°C
grams
For technical support and more information, see inside back cover or visit www.ti.com