CD74HC93 Datasheet, PDF (1/7 Pages) Texas Instruments – High Speed CMOS Logic 4-Bit Binary Ripple Counter

Data sheet acquired from Harris Semiconductor
SCHS138
August 1997
CD74HC93,
CD74HCT93
High Speed CMOS Logic
4-Bit Binary Ripple Counter
[ /Title
(CD74
HC93,
CD74
HCT93
)
/Sub-
ject
(High
Speed
CMOS
Logic
4-Bit
Binary
Ripple
Counte
r)
Features
Description
• Can Be Configured to Divide By 2, 8, and 16
• Asynchronous Master Reset
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55^oC to 125^oC
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N_IL = 30%, N_IH = 30% of V_CC
at V_CC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V_IL= 0.8V (Max), V_IH = 2V (Min)
- CMOS Input Compatibility, I_l ≤ 1µA at V_OL, V_OH
Pinout
CD74HC93, CD74HCT93
(PDIP, SOIC)
TOP VIEW
CP1 1
MR1 2
MR2 3
NC 4
V_CC 5
NC 6
NC 7
14 CPO
13 NC
12 Q₀
11 Q₃
10 GND
9 Q₁
8 Q₂
The Harris CD74HC93 and CD74HCT93 are high speed
silicon-gate CMOS devices and are pin-compatible with low
power Schottky TTL (LSTTL). These 4-bit binary ripple
counters consist of four master-slave flip-flops internally
connected to provide a divide-by-two-section and a divid- by-
eight-section. Each section has a separate clock input (CP0
and CP1) to innate state changes of the counter on the HIGH
to LOW clock transition. Sate changes of the Qn outputs do
not occur simultaneously because of internal ripple delays.
Therefore, decoded output signals are subject to decoding
spikes and should not be used for clocks or strobes.
A gated AND asynchronous master reset (MR1 and MR2 is
provided which overrides both clocks and resets (clears) all
flip-flops.
Because the output from the divide by two section is not
internally connected to the succeeding stages, the device
may be operated in various counting modes.
In a 4-bit ripple counter the output Q0 must be connected
externally to input CP1. The input count pulses are applied
to clock input CP0. Simultaneous frequency divisions of 2, 4,
8, and 16 are performed at the Q0, Q1, Q2, and Q3 outputs
as shown in the function table. As a 3-bit ripple counter the
input count pulses are applied to input CP1.
Simultaneous frequency divisions of 2, 4, and 8 are available
at the Q₁, Q₂, Q₃ outputs. Independent use of the first flip-
flop is available if the reset function coincides with the reset
of the 3-bit ripple-through counter.
Ordering Information
TEMP. RANGE
PART NUMBER
(^oC)
PACKAGE
CD74HC93E
-55 to 125 14 Ld PDIP
CD74HCT93E
-55 to 125 14 Ld PDIP
CD74HC93M
-55 to 125 14 Ld SOIC
PKG.
NO.
E14.3
E14.3
M14.15
CD74HCT93M
-55 to 125 14 Ld SOIC
M14.15
NOTES:
1. When ordering, use the entire part number. Add the suffix 96 to
obtain the variant in the tape and reel.
2. Die for this part number is available which meets all electrical
specifications. Please contact your local sales office or Harris
customer service for ordering information.
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright © Harris Corporation 1997
1
File Number 1849.1