CD54HCT640 Datasheet, PDF (1/11 Pages) Texas Instruments – High-Speed CMOS Logic Octal Three-State Bus Transceiver, Inverting

Data sheet acquired from Harris Semiconductor
SCHS192B
January 1998 - Revised May 2003
CD54HC640, CD74HC640,
CD54HCT640, CD74HCT640
High-Speed CMOS Logic
Octal Three-State Bus Transceiver, Inverting
[ /Title
(CD74
HC640
,
CD74
HCT64
0)
/Sub-
ject
(High
Speed
CMOS
Features
Description
• Buffered Inputs
• Three-State Outputs
• Applications in Multiple-Data-Bus Architecture
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55^oC to 125^oC
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N_IL = 30%, N_IH = 30% of V_CC
at V_CC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V_IL= 0.8V (Max), V_IH = 2V (Min)
- CMOS Input Compatibility, I_l ≤ 1µA at V_OL, V_OH
The ’HC640 and ’HCT640 silicon-gate CMOS three-state
bidirectional inverting and non-inverting buffers are intended
for two-way asynchronous communication between data
buses. They have high drive current outputs which enable
high-speed operation when driving large bus capacitances.
These circuits possess the low power dissipation of CMOS
circuits, and have speeds comparable to low power Schottky
TTL circuits. They can drive 15 LSTTL loads. The ’HC640
and ’HCT640 are inverting buffers.
The direction of data flow (A to B, B to A) is controlled by the
DIR input.
Outputs are enabled by a low on the Output Enable input
(OE); a high OE puts these devices in the high impedance
mode.
Ordering Information
PART NUMBER
CD54HC640F3A
CD54HCT640F3A
CD74HC640E
TEMP. RANGE
(^oC)
-55 to 125
-55 to 125
-55 to 125
PACKAGE
20 Ld CERDIP
20 Ld CERDIP
20 Ld PDIP
Pinout
CD54HC640, CD54HCT640
(CERDIP)
CD74HC640, CD74HCT640
(PDIP, SOIC)
TOP VIEW
CD74HC640M
CD74HCT640E
CD74HCT640M
-55 to 125
-55 to 125
-55 to 125
20 Ld SOIC
20 Ld PDIP
20 Ld SOIC
DIR 1
A0 2
A1 3
A2 4
A3 5
A4 6
A5 7
A6 8
A7 9
GND 10
20 V_CC
19 OE
18 B0
17 B1
16 B2
15 B3
14 B4
13 B5
12 B6
11 B7
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright © 2003, Texas Instruments Incorporated
1