74ACT11802 Datasheet, PDF (1/5 Pages) Texas Instruments – TRIPLE 4-INPUT OR/NOR GATE

74ACT11802
TRIPLE 4-INPUT OR/NOR GATE
• Inputs Are TTL-Voltage Compatible
• Flow-Through Architecture Optimizes
PCB Layout
• Center-Pin V_CC and GND Configurations
Minimize High-Speed Switching Noise
• EPIC ™ (Enhanced-Performance Implanted
CMOS) 1-µm Process
• 500-mA Typical Latch-Up Immunity
at 125°C
• Package Options Include Plastic
Small-Outline Packages and Standard
Plastic 300-mil DIPs
description
SCAS153A – D3594, JULY 1990 – REVISED APRIL 1993
DW OR NT PACKAGE
(TOP VIEW)
1A 1
1Y 2
1Z 3
2Y 4
GND 5
GND 6
GND 7
GND 8
2Z ⁹
3Y ¹⁰
3Z ¹¹
3D ¹²
24 1B
23 1C
22 1D
21 2A
20 2B
19 V_CC
18 V_CC
17 2C
16 _2D
15 _3A
14 _3B
13 _3C
The 74ACT11802 contains three independent 4-input OR/NOR gates. They perform the Boolean functions in
positive logic Y = A + B + C + D and Z = A + B + C + D.
The 74ACT11802 is characterized for operation from – 40°C to 85°C.
FUNCTION TABLE
(each 4-input gate)
INPUTS
OUTPUTS
ABCD
Y
Z
HXXX
H
L
XHXX
H
L
XXHX
H
L
XXXH
H
L
LLLL
L
H
logic symbol^†
1
1A
≥1
24
1B
23
1C
22
1D
21
2A
20
2B
17
2C
16
2D
15
3A
14
3B
13
3C
12
3D
logic diagram, each section (positive logic)
2
A
Y
1Y
B
C
3
D
Z
1Z
4
2Y
9
2Z
10
3Y
11
3Z
† _{This symbol is in accordance with ANSI/IEEE Std 91-1984}
and IEC Publication 617-12.
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright © 1993, Texas Instruments Incorporated
2–1