74ACT11374 Datasheet, PDF (1/6 Pages) Texas Instruments – OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

74ACT11374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS
SCAS217A – JULY 1987 – REVISED APRIL 1996
D Eight D-Type Flip-Flops in a Single Package
D 3-State Bus Driving True Outputs
D Full Parallel Access for Loading
D Inputs Are TTL-Voltage Compatible
D Flow-Through Architecture Optimizes
PCB Layout
D Center-Pin V_CC and GND Configurations
Minimize High-Speed Switching Noise
D EPICt (Enhanced-Performance Implanted
CMOS) 1-mm Process
D 500-mA Typical Latch-Up Immunity at
125°C
D Package Options Include Plastic
Small-Outline (DW) and Shrink
Small-Outline (DB) Packages, and Standard
Plastic 300-mil DIPs (NT)
DB, DW, OR NT PACKAGE
(TOP VIEW)
1Q ₁
2Q 2
3Q 3
4Q 4
GND 5
GND 6
GND 7
GND 8
5Q 9
6Q 10
7Q 11
8Q ¹²
24 ^OE
23 1D
22 2D
21 3D
20 4D
19 V_CC
18 V_CC
17 5D
16 6D
15 7D
14 8D
13 _CLK
description
This 8-bit flip-flop features 3-state outputs designed specifically for driving highly-capacitive or relatively
low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus
drivers, and working registers.
The eight flip-flops of the 74ACT11374 are edge-triggered D-type flip-flops. On the positive transition of the clock
(CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.
An output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low
logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus
lines significantly. The high-impedance third state provides the capability to drive bus lines in a bus-organized
system without need for interface or pullup components.
OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered
while the outputs are in the high-impedance state.
The 74ACT11374 is characterized for operation from –40°C to 85°C.
FUNCTION TABLE
(each flip-flop)
INPUTS
OE CLK D
OUTPUT
Q
L
↑
H
H
L
↑
L
L
L
L
X
Q0
L
H
X
Q0
L
↓
X
Q0
H
X
X
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright © 1996, Texas Instruments Incorporated
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
1