74AC11002D Datasheet, PDF (1/5 Pages) Texas Instruments – QUADRUPLE 2-INPUT POSITIVE-NOR GATES

ăą
54AC11002, 74AC11002
QUADRUPLE 2ĆINPUT POSITIVEĆNOR GATES
• Flow-Through Architecture Optimizes
PCB Layout
• Center-Pin V_CC and GND Configuration
Minimizes High-Speed Switching Noise
• EPIC (Enhanced-Performance Implanted
CMOS) 1-µm Process
• 500-mA Typical Latch-Up Immunity
at 125°C
• Package Options Include Plastic
Small-Outline Packages, Ceramic Chip
Carriers, and Standard Plastic and Ceramic
300-mil DIPs
description
These devices contain four independent 2-input
NOR gates. They perform the Boolean functions
Y = A S B or Y = A + B in positive logic.
The 54AC11002 is characterized for operation
over the full military temperature range of − 55°C
to 125°C. The 74AC11002 is characterized for
operation from −40°C to 85°C.
FUNCTION TABLE
(each gate)
INPUTS
A
B
OUTPUT
Y
H
X
L
X
H
L
L
L
H
SCAS024A − JUNE 1987 − REVISED APRIL 1993
54AC11002 . . . J PACKAGE
74AC11002 . . . D OR N PACKAGE
(TOP VIEW)
1A 1
1Y 2
2Y 3
GND 4
GND 5
3Y 6
4Y 7
4B 8
16 ^1B
15 ^2A
14 ^2B
13 V_CC
12 V_CC
11 3A
10 3B
9 4A
54AC11002 . . . FK PACKAGE
(TOP VIEW)
2A
3 2 1 20 19
4
18
3B
1B ₅
17 ^4A
NC 6
16 NC
1A 7
15 4B
1Y 8
14 4Y
9 10 11 12 13
NC − No internal connection
logic symbol^†
1
1A
≥1
16
1B
15
2A
14
2B
11
3A
10
3B
9
4A
8
4B
2
1Y
3
2Y
6
3Y
7
4Y
† _{This symbol is in accordance with ANSI/IEEE Std 91-1984}
and IEC Publication 617-12.
Pin numbers shown are for the D, J, and N packages.
logic diagram (positive logic)
1A ¹
1B ¹⁶
2A ¹⁵
2B ¹⁴
3A ¹¹
3B ¹⁰
4A ⁹
4B ⁸
2
1Y
3 _2Y
6 _3Y
7
4Y
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77001
Copyright  1993, Texas Instruments Incorporated
2−1