LP0701N3-G Datasheet, PDF (5/6 Pages) Supertex, Inc – P-Channel Enhancement-Mode Lateral MOSFET

LP0701
D
8
Note 1
(Index Area
D/2 x E1/2)
1
Top View
E
E1
A ^A2
A1
Seating
Plane
e
b
Side View
Note 1
h
θ1
L
L1
View B
h
L2
Gauge
Plane
Seating
θ
Plane
View B
View A-A
Note:
1. This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier;
an embedded metal marker; or a printed indicator.
Symbol
A
A1 A2
b
D
E
E1
e
h
L
L1 L2
θ θ1
MIN 1.35* 0.10 1.25 0.31 4.80* 5.80* 3.80*
0.25 0.40
0^O 5^O
Dimension
(mm)
NOM
-
-
-
-
4.90
6.00
3.90
1.27
BSC
-
-
1.04 0.25
REF BSC
-
-
MAX 1.75 0.25 1.65* 0.51 5.00* 6.20* 4.00*
0.50 1.27
8^O 15^O
JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.
* This dimension is not specified in the JEDEC drawing.
Drawings are not to scale.
Supertex Doc. #: DSPD-8SOLGTG, Version I041309.
Supertex inc. ● 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: [phone] ● www.supertex.com
5