|
VP0535 Datasheet, PDF (1/4 Pages) Supertex, Inc – P-Channel Enhancement-Mode Vertical DMOS FETs | |||
|
â
OBSOLETE
â
VP0535
VP0540
P-Channel Enhancement-Mode
Vertical DMOS FETs
Ordering Information
BVDSS /
BVDGS
-350V
-400V
â MIL visual screening available
RDS(ON)
(max)
75â¦
75â¦
ID(ON)
(min)
-200mA
-200mA
High Reliability Devices
See pages 5-4 and 5-5 for MILITARY STANDARD Process
Flows and Ordering Information.
Features
â Free from secondary breakdown
â Low power drive requirement
â Ease of paralleling
â Low CISS and fast switching speeds
â Excellent thermal stability
â Integral Source-Drain diode
â High input impedance and high gain
â Complementary N- and P-channel devices
Applications
â Motor controls
â Converters
â Amplifiers
â Switches
â Power supply circuits
â Drivers (relays, hammers, solenoids, lamps, memories,
displays, bipolar transistors, etc.)
TO-39
VP0535N2
â
Order Number / Package
TO-92
VP0535N3
VP0540N3
Dieâ
VP0535ND
VP0540ND
7
Advanced DMOS Technology
These enhancement-mode (normally-off) transistors utilize a
vertical DMOS structure and Supertexâs well-proven silicon-gate
manufacturing process. This combination produces devices with
the power handling capabilities of bipolar transistors and with the
high input impedance and positive temperature coefficient inher-
ent in MOS devices. Characteristic of all MOS structures, these
9
devices are free from thermal runaway and thermally-induced
secondary breakdown.
Supertexâs vertical DMOS FETs are ideally suited to a wide range
of switching and amplifying applications where high breakdown
voltage, high input impedance, low input capacitance, and fast
switching speeds are desired.
Package Options
Absolute Maximum Ratings
Drain-to-Source Voltage
Drain-to-Gate Voltage
Gate-to-Source Voltage
Operating and Storage Temperature
Soldering Temperature*
* Distance of 1.6 mm from case for 10 seconds.
BVDSS
BVDGS
± 20V
-55°C to +150°C
300°C
7-237
DGS
TO-39
Case: DRAIN
SGD
TO-92
Note: See Package Outline section for dimensions.
|
▷ |