 English |
|
|
|
|
|
|
|
| TP2640_13 Datasheet, PDF (1/6 Pages) Supertex, Inc – P-Channel Enhancement-Mode Vertical DMOS FET | |||
| |||
|
Supertex inc.
TP2640
P-Channel Enhancement-Mode
Vertical DMOS FET
Features
General Description
âºâº Low threshold (-2.0V max.)
âºâº High input impedance
âºâº Low input capacitance
âºâº Fast switching speeds
âºâº Low on-resistance
âºâº Free from secondary breakdown
âºâº Low input and output leakage
Applications
This low threshold, enhancement-mode (normally-off)
transistor utilizes a vertical DMOS structure and Supertexâs
well-proven, silicon-gate manufacturing process. This
combination produces a device with the power handling
capabilities of bipolar transistors and the high input impedance
and positive temperature coefficient inherent in MOS devices.
Characteristic of all MOS structures, this device is free
from thermal runaway and thermally-induced secondary
breakdown.
âºâº Logic level interfaces - ideal for TTL and CMOS
âºâº Solid state relays
âºâº Battery operated systems
âºâº Photo voltaic drives
âºâº Analog switches
Supertexâs vertical DMOS FETs are ideally suited to a wide
range of switching and amplifying applications where very
low threshold voltage, high breakdown voltage, high input
impedance, low input capacitance, and fast switching speeds
are desired.
âºâº General purpose line drivers
âºâº Telecom switches
Ordering Information
Part Number
Package
Option
TP2640LG-G
8-Lead SOIC
TP2640N3-G
3-Lead TO-92
Packing
2500/Reel
1000/Bag
Product Summary
BVDSS/BVDGS
RDS(ON)
(max)
-400V
15Ω
ID(ON)
(min)
-2.0A
VGS(th)
(max)
-0.7V
TP2640N3-G P002
TP2640N3-G P003
Pin Configuration
TP2640N3-G P005
3-Lead TO-92 2000/Reel
TP2640N3-G P013
TP2640N3-G P014
-G denotes a lead (Pb)-free / RoHS compliant package.
Contact factory for Wafer / Die availablity.
Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.
Absolute Maximum Ratings
Parameter
Value
Drain-to-source voltage
Drain-to-gate voltage
Gate-to-source voltage
BVDSS
BVDGS
±20V
Operating and storage temperature -55OC to +150OC
DRAIN
DRAIN
DRAIN
DRAIN
GATE
SOURCE
N/C
N/C
8-Lead SOIC
SOURCE
DRAIN
GATE
TO-92
Product Marking
YYWW
P2640
LLLL
YY = Year Sealed
WW = Week Sealed
L = Lot Number
= âGreenâ Packaging
Absolute Maximum Ratings are those values beyond which damage to the device
may occur. Functional operation under these conditions is not implied. Continuous
operation of the device at the absolute rating level may affect device reliability. All
voltages are referenced to device ground.
Package may or may not include the following marks: Si or
8-Lead SOIC
Typical Thermal Resistance
Package
8-Lead SOIC
θja
101OC/W
TO-92
132OC/W
SiTP
2640
YYWW
YY = Year Sealed
WW = Week Sealed
= âGreenâ Packaging
Package may or may not include the following marks: Si or
TO-92
Doc.# DSFP-TP2640
B081613
Supertex inc.
www.supertex.com
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese