STM32F058C8 Datasheet, PDF (75/104 Pages) STMicroelectronics – Advanced ARM-based 32-bit MCU, 64 KB Flash, 11 timers, ADC, DAC & comm. interfaces, 1.8 V

STM32F058C8 STM32F058R8 STM32F058T8
Electrical characteristics
Table 53. DAC characteristics (continued)
Symbol
Parameter
Min Typ
Max
Unit
Comments
Settling time (full scale: for a
10-bit input code transition
t_SETTLING(3)
between the lowest and the
highest input codes when
-
3
DAC_OUT reaches final
value ±1LSB
Max frequency for a correct
Update
rate⁽³⁾
DAC_OUT change when
small variation in the input
-
-
code (from code i to i+1LSB)
Wakeup time from off state
t_WAKEUP(3) (Setting the ENx bit in the
DAC Control register)
-
6.5
Power supply rejection ratio
PSRR+ ⁽¹⁾ (to V_DDA) (static DC
- –67
measurement
4
µs C_LOAD ≤ 50 pF, R_LOAD ≥ 5 kΩ
1
MS/s C_LOAD ≤ 50 pF, R_LOAD ≥ 5 kΩ
C_LOAD ≤ 50 pF, R_LOAD ≥ 5 kΩ
10
µs input code between lowest and
highest possible ones.
–40
dB No R_LOAD, C_LOAD = 50 pF
1. Guaranteed by design, not tested in production.
2. The DAC is in “quiescent mode” when it keeps the value steady on the output so no dynamic consumption is involved.
3. Data based on characterization results, not tested in production.
Figure 24. 12-bit buffered / non-buffered DAC
%XIIHUHG1RQEXIIHUHG'$&
%XIIHU ^
5/
ELWGLJLWDO
WRDQDORJ
FRQYHUWHU
'$&B287[
&/
069
1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external
loads directly without the use of an external operational amplifier. The buffer can be bypassed by
configuring the BOFFx bit in the DAC_CR register.
DocID023402 Rev 3
75/104
84