STM32F205RBT7 Datasheet, PDF(53/177 Page) STMicroelectronics – ARM-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/128+4KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

STM32F205RBT7 Datasheet, PDF (53/177 Pages) STMicroelectronics – ARM-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/128+4KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera

◁

Table 8. Alternate function mapping

Port

PA0-WKUP

PA1

PA2

AF0

SYS

AF1

TIM1/2

TIM2_CH1_ETR

TIM2_CH2

TIM2_CH3

AF2

TIM3/4/5

TIM 5_CH1

TIM5_CH2

TIM5_CH3

AF3

AF4

AF5

AF6

TIM8/9/10/11 I2C1/I2C2/I2C3 SPI1/SPI2/I2S2 SPI3/I2S3

TIM8_ETR

TIM9_CH1

AF7

USART1/2/3

USART2_CTS

USART2_RTS

USART2_TX

AF8

AF9

AF10

AF11

AF12

UART4/5/

USART6

CAN1/CAN2/

TIM12/13/14

OTG_FS/ OTG_HS

ETH

FSMC/SDIO/

OTG_HS

UART4_TX

UART4_RX

ETH_MII_CRS

ETH_MII _RX_CLK

ETH_RMII

_REF_CLK

ETH_MDIO

AF13

DCMI

AF014 AF15

EVENTOUT

PA3

TIM2_CH4

TIM5_CH4

TIM9_CH2

PA4

PA5

TIM2_CH1_ETR

TIM8_CH1N

SPI1_NSS

SPI1_SCK

SPI3_NSS

I2S3_WS

USART2_RX

USART2_CK

OTG_HS_ULPI_D0 ETH _MII_COL

OTG_HS_SOF DCMI_HSYNC

OTG_HS_ULPI_CK

EVENTOUT

PA6

TIM1_BKIN

TIM3_CH1

TIM8_BKIN

SPI1_MISO

PA7

TIM1_CH1N

TIM3_CH2

TIM8_CH1N

SPI1_MOSI

PA8

MCO1

TIM1_CH1

I2C3_SCL

USART1_CK

TIM13_CH1

TIM14_CH1

OTG_FS_SOF

ETH_MII _RX_DV

ETH_RMII

_CRS_DV

DCMI_PIXCK

EVENTOUT

PA9

TIM1_CH2

I2C3_SMBA

USART1_TX

DCMI_D0

EVENTOUT

PA10

TIM1_CH3

USART1_RX

OTG_FS_ID

DCMI_D1

EVENTOUT

PA11

TIM1_CH4

USART1_CTS

CAN1_RX

OTG_FS_DM

EVENTOUT

PA12

TIM1_ETR

USART1_RTS

CAN1_TX

OTG_FS_DP

EVENTOUT

PA13

JTMS-SWDIO

EVENTOUT

PA14

PA15

PB0

JTCK-SWCLK

JTDI

TIM 2_CH1

TIM 2_ETR

TIM1_CH2N

TIM3_CH3

TIM8_CH2N

SPI1_NSS

SPI3_NSS

I2S3_WS

OTG_HS_ULPI_D1 ETH _MII_RXD2

EVENTOUT

PB1

TIM1_CH3N

TIM3_CH4

TIM8_CH3N

OTG_HS_ULPI_D2 ETH _MII_RXD3

EVENTOUT

PB2

PB3

JTDO/

TRACESWO

TIM2_CH2

PB4

JTRST

PB5

PB6

TIM3_CH1

TIM3_CH2

TIM4_CH1

I2C1_SMBA

I2C1_SCL

SPI1_SCK

SPI1_MISO

SPI1_MOSI

SPI3_SCK

I2S3_SCK

SPI3_MISO

SPI3_MOSI

I2S3_SD

USART1_TX

CAN2_RX OTG_HS_ULPI_D7 ETH _PPS_OUT

CAN2_TX

DCMI_D10

DCMI_D5

EVENTOUT

PB7

TIM4_CH2

I2C1_SDA

USART1_RX

FSMC_NL

DCMI_VSYNC

EVENTOUT

PB8

PB9

PB10

PB11

PB12

PB13

TIM2_CH3

TIM2_CH4

TIM1_BKIN

TIM1_CH1N

TIM4_CH3

TIM4_CH4

TIM10_CH1

TIM11_CH1

I2C1_SCL

I2C1_SDA

I2C2_SCL

I2C2_SDA

I2C2_SMBA

SPI2_NSS

I2S2_WS

SPI2_SCK

I2S2_SCK

SPI2_NSS

I2S2_WS

SPI2_SCK

I2S2_SCK

USART3_TX

USART3_RX

USART3_CK

USART3_CTS

CAN1_RX

ETH _MII_TXD3

SDIO_D4

CAN1_TX

SDIO_D5

CAN2_RX

CAN2_TX

OTG_HS_ULPI_D3 ETH_ MII_RX_ER

OTG_HS_ULPI_D4

ETH _MII_TX_EN

ETH _RMII_TX_EN

OTG_HS_ULPI_D5

ETH _MII_TXD0

ETH _RMII_TXD0

OTG_HS_ULPI_D6

ETH _MII_TXD1

ETH _RMII_TXD1

OTG_HS_ID

DCMI_D6

DCMI_D7

EVENTOUT

▷